A SINGLE – PHASE CASCADED H-BRIDGE MULTILEVEL

INVERTER WITH REDUCED SWITCHING

Presented By
K. Gnaneshwar (20D41A0240)
L. Varsha (20D41A0243)
MD. Sameer (20D41A0244)
V. Varun (20D41A0266)
Department of Electrical and Electronics Engineering
Sri Indu College of Engineering and Technology

ABSTRACT - This paper presents the has been obtained experimentally using
design and implementation of three number of cascaded H-bridge
microcontroller-based single-phase inverters which require less power
multilevel inverters for reducing the switching devices. It is found that total
number of switching devices and total harmonic distortion is reduced with
harmonic content at the output voltage. increasing number of levels at the output
Multilevel inverters are suitable for high- voltage of the multilevel inverter.
voltage and high-current applications.
Keywords- microcontroller;
The proposed system consists of a
microcontroller, three separate input de multilevel inverter; cascaded H-
sources, isolating circuit and three bridge; total harmonies distortion.
cascaded H-bridge MOSFET-based
I. INTRODUCTION
voltage source inverters. A
microcontroller has been used to In recent years, multilevel inverters
generate proper gate signals for have been attracting the attention of
MOSFETs of the three H-bridge Electrical Engineers due to its high power
inverters. The complexity of generating quality, high voltage capability, low
gate drive signals for higher levels of switching losses and low Electro-Magnetic
inverter output voltage can be reduced Interference [1-5]. A multilevel inverter is a
dramatically using microcontroller. power electronics circuit which is capable
Maximum thirteen-level output voltage of providing desired alternating voltage
level at the output with variable voltage and
frequency from single de voltage or
multiple lower level de voltages as input
and they have been proposed as the best
choice in several medium and high voltage
applications [1].
A conventional inverter has two
possible voltage levels. Multilevel inverter
can switch their outputs between many
voltage or current levels and have multiple
voltage or current sources. A multilevel
inverter can be implemented in different
topology [6-10] with its own advantages
and limitations. The simplest technique
adopted is parallel or series connection of
conventional inverters to form the
multilevel inverter. More complex
structures involve, inserting inverter within
inverter to form a multilevel inverter.
The main function of a multilevel
inverter is to produce a desired AC voltage
level from several DC voltage sources. This
DC voltage source may or may not be equal
to one another. The AC voltage produced
from this DC voltage appears to be a
sinusoidal. One pitfall of using multilevel
inverter is to approximate sinusoidal
waveforms concern with harmonics. The
staircase waveform produced by a
multilevel inverter contains sharp
transitions. The harmonics generated on the
AC side greatly influence the power quality
of the control system. The multilevel
inverter improves the AC power quality by
performing the power conversion in small
voltage steps leading to lower harmonics.
A large number of research works [6-
23] have been undertaken and various
classifications of multilevel inverters have
been made with different topologies, such
as, diode clamped, flying capacitor,
cascaded H-bridge, hybrid H-bridge and
new hybrid H-bridge multilevel inverters.
Out of these topologies, cascaded H-bridge
multilevel inverter has been attracted much
attention of the Electrical Engineers due to
its simplicity. The serially connected H-
bridge with separate DC source is called as
cascaded H-bridge multilevel inverter. In
this type of configuration voltage on each
DC source is same value 1]. However, the
multilevel inverter has drawbacks like
trouble in increasing the voltage levels in
the power switching devices, switching
losses, circuit complexity and economic
aspects. Also, the increasing number of
switching devices tends to reduce the
overall reliability and efficiency of the
power converter. The main objective
of the present works is to design and
implement cascaded H-bridge multilevel
inverters with minimum number of
switching devices in order to minimize the
overall energy loss and total harmonic
distortion, and thereby improve the
performance of the inverters.
II.DESCRIPTIONOF PROPOSED MI0, and the lower switches by MIl and

MULTILEVEL INVERTER MI2. The Arduino Mega 2560 is a

microcontroller board based on the
The block diagram of the multilevel
ATmega2560. It has 54 digital input/output
inverter circuit used in the present study is
pins, 16 analog inputs, a 16 MHz crystal
shown in Fig. 1. Three single-phase H-
oscillator, a USB connection, a power jack,
bridge inverter units are connected in series
an ICSP header, and a reset button.
to form a cascaded multilevel inverter. The
general function of this multilevel inverter
is to obtain a desired voltage at the output
from three separate de sources, 6 v, 12 v and
18 v, which may he obtained from batteries,
fuel cells, or solar cells. The multilevel
inverter consists of three H-bridge inverters
connected in series. One separate de source
is connected to an H-bridge inverter.

The ac terminal voltages of different

level inverters are connected in series. The Figure 1. block diagram of the proposed
cascaded inverter does not require-any cascaded H-Bridge multilevel inverter
voltage-clamping diodes or voltage-
The microcontroller has been used to
balancing capacitors like the diode-clamp
generate proper gate signals for MOSFETs.
or flying-capacitors inverter [1]. Each H-
An optocoupler is used for each switch for
bridge consists of four IRF540 MOSFET
isolating gate signal from the main power
switches. In H-bridge 1, MOSFET switches
circuit. Generated pulses from
are denoted as MI, M2, M3 and M4. The
microcontroller are applied to optocoupler
upper two switches are indicated by Ml and
through a resistor. The phase output voltage
M2, and the lower switches by M3 and M4.
is synthesized by the sum of three inverter
In H-bridge 2, MOSFET switches are
outputs as shown in Fig. 1. Each inverter
denoted as M5, M6, M7 and M8. The upper
level can generate three different voltage
two switches are indicated by M5 and M6,
outputs, +Vde, 0, and -Vde, by connecting
and the lower switches by M7 and M8. In
the de source to the ac output side by
H-bridge 3, MOSFET switches are
different combinations of the four switches,
indicated by M9, M10, M11 and M12. The
MI, M2, M3 and M4. Switching off all
upper two switches are indicated by M9 and
 switches yields zero output voltage. minimized by using proper power witching
Similarly, the ac output voltage at each level devices and suitable gate drive circuits.
can be obtained in the same manner.
TABLE 1. OUTPUT VOLTAGE LEVELS

III.EXPERIMENTAL RESULTSAND FOR 7-LEVEL MULTILEVEL INVERTER

DISCUSSION
The experimental setup for studying
the cascaded multilevel inverter is shown in
Fig. 2. The on/off state of MOSFET power
switches for 7 levels output voltage
obtained from a multilevel inverter
consisting of three cascaded H-bridge units
is shown in Table I. Experimental output
voltages across the load for 7-level, 9-level,
1-level and 13-level cascaded H-bridge
multilevel inverters are shown in Figs. 3-6.
BASED ON OFF AND ON STATES
OF POWER SWITCHES
Total harmonic distortion in the output
voltage has been calculated for 7-level, 9-
level, 11-level and 13-level cascaded H-
bridge multilevel inverters and they are
found to be 23.41%, 21.85%, 20.57% and
17.06%, respectively.

Figure 3. 7-level output voltage across the

load obtained from the experimental study.
Figure 2. Experimental setup for studying
multilevel inverter

It is found that there are switching

spikes in the output voltages as shown in
the Figures. This switching spike can be

Figure 4. Output voltage of a 9-level
multilevel inverter consisting of three H-
bridge units
A 7-level output voltage is obtained
from a cascaded three H-bridge inverters by
applying proper gate signals to the specific
MOSFET switches. Similarly 9-level, 11-
level and 13-level output voltages are found
from the experimental study. Total
harmonic distortion was calculated from the
experimental results using simulink
software. It is observed that total harmonic
distortion decreases with increasing the
number of level of the output voltage of
multilevel inverter. The total number of
MOSFET switch used in this study was 12.

ACKNOWLEDGEMENT

The authors are grateful to the

Institute of Energy, Environment. Research
and Development of the University of Asia
Pacific, Dhaka, Bangladesh for partial
funding of this research works.

Figure 5. 11-level output voltage REFERENCES

across the load.
[1] М. Н. Rashid, "Power Electronics:
Circuits, Devices and Applications", 3rd
Edition, Pearson Education Inc, India,
2015.

[2] G. E. Moore, “Cramming more

components onto integrated circuits,”
Electron., vol. 38, no. 8, Apr. 1965

[3] H. Rupprecht, J. M. Woodall, and G. D.

Petit, “Efficient visible
Figure 6. Experimental 13-level output
electroluminescence at 300 K from Ga Al
voltage across the load of
As p–n junctions grown by liquid-phase
multilevel Inverter
epitaxy,” Appl. Phys. Lett., vol. 11, pp. 81–
83, 1967.
[4] H. Ishiguro, K. Sawa, S. Nagao, H.
Yamanaka, and S. Koike, “High efficency
GaAlAs light emitting diodes of 660 nm
with a double heterostructure on a GaAlAs
substrate,” Appl. Phys. Lett., vol. 43, pp.
1034–1036, 1983
[6] C. P. Kuo, R. M. Fletcher, T. D.
Osentowski, M. C. Lardizabal, M. G.
Craford, and V. M. Robbins, “High
performance AlInGaP visible lightemitting
diodes,” Appl. Phys. Lett., vol. 57, pp.
2937–2939, 1990
[7] S. A. Stockman and G. E. Stillman,
“Hydrogen in III-V device structures,”
Mater. Sci. Forum, vol. 148–149, pp. 501–
536, 1994
[8] M. R. Krames et al., “High-power
truncated-inverted-pyramid (Al Ga ) In
P/GaP light emitting diodes exhibting>
50% external quantum efficiency,” Appl.
Phys. Lett., vol. 75, pp. 2365–2367, 1999
[9] S. Nakamura, “GaN Growth using GaN
Buffer Layer,” Jpn. J. Appl. Phys., pt. 2, p.
L1705, 1991.
[10] H. Amano, N. Sawaki, I. Akasaki, and
Y. Toyoda, “Metalorganic vapor phase
epitaxial growth of a high quality GaN film
using an AlN buffer Layer,” Appl. Phys.
Lett., vol. 48, p. 353, 1986.
[11] W. Goetz et al., “Activation of
acceptors in Mg doped GaN grown by
metalorganic chemical vapor deposition,”
Appl. Phys. Lett., vol. 68, no. 5, pp. 667–
669, 1996
[12] R. V. Steele, “High-brightness LED
market overview,” in Proc. SPIE, vol. 4445,
2001, pp. 1–4.
[13] G. E. Höfler, D. A. Vanderwater, D. C.
DeFevere, F. A. Kish, M. D. Camras, F. M.
Steranka, and I.-H. Tan, “Wafer bonding of
50-mm diameter GaP to AlGaInP–GaP light
emitting diode wafers,” Appl. Phys. Lett.,
vol. 69, p. 803, 1996.
[14] J. J. Wierer, D. A. Steigerwald, and M.
R. Krames, “High-power AlGaInN flip-
chip light emitting diodes,” Appl. Phys.
Lett., vol. 78, p. 3379, 2001.
[15] “LumiLeds lighting launches multi-
format luxeon light sources,” Compound
Semiconductor Mag., vol. 7, no. 6, p. 11,
2001
[16] W. Goetz, F. Ahmed, J. Bhat, L. Cook,
N. F. Gardner, E. Johnson, M. Misra, R. S.
Kern, A. Y. Kim, J. Kim, J. Kobayashi, M.
R. Krames, M. Ludowise, P. S. Martin, T.
Mihopoulos, A. Munkholm, S. Rudaz, S.
Salim, Y.-C. Chen, D. A. Steigerwald, S. A.
Stockman, J. Sun, J. J. Wierer, D.
Vanderwater, F. M. Steranka, and M. G.
Craford, “Power IIINitride LEDs,” in
International Conf. Nitride
Semiconductors, Denver, CO, July 2001