Professional Documents
Culture Documents
Max Freq
Max Freq
Max Freq
Clk
CLK
Figure 1: D. Flip-Flop
Question A For a flip-flop which connected in toggle configuration: Tsu = 2ns Th = 1ns Tcq(max) = 2ns What will be the maximum operating frequency of this flip-flop? (Tcq=clock-to-q)
Data
_ Q
Clk
CLK
Figure 2: T. Flip-Flop
Question B For two-cascaded flip-flops sharing the same clock. The Data pin of the second flip-flop is output from a combinatorial logic of output of flip-flop1 and other signals. Flip-flops: Tsu = 2ns Th = 1ns Tcq(max) = 2ns Logic: Tpd = 6ns What will be the maximum operating frequency of the design?
www.Hardware-guru.com
Data1
_ Q
Logic
Data2
_ Q
CLK Clk
CLK
Clk
Data
Tsu
Tcq
The maximum operating frequency will be 1/(Tsu+Tcq(max)). The Th is smaller then the Tcq therefore is not calculated. Answer B Tsu = 2ns Th = 1ns Tcq(max) = 2ns Tpd = 6ns If you cascade two flip-flops with some logic in between then Fmax = 1/[Tcq(first_FF) + Tpdlogic+ Tsu (second_FF)] Please note: Th < Tcq(min) + Tpdlogic(min) Comments and suggestions: interview@hardware-guru.com