Logic synthesis usually refers to the process of translation of RTL

design into an optimized gate level description. Logic equivalence

checking refers to a technique that mathematically (i.e. with out
simulation) verifies that the two design descriptions are functionally
equivalent.
Synopsys VCS is a popular and commonly used EDA tool in the logical chip design
process.