Professional Documents
Culture Documents
.
B. Fault Mode Conguration
In the PWM-VSI based drives, fault tolerance methods for
open-phase and open-switch losses include a neutral connec-
tion approach [7], a redundant leg concept [6], and a parallel
redundancy, where each phase is driven by an individual single-
phase inverter unit [9]. This paper addresses a fault-tolerant
solution based on the neutral connection for minimal increase
of switching devices, considering a number of switches of the
matrix converter structure. The fault-tolerant control has been
well established by regulating the two unfaulty phase currents
with the magnitude increased by a factor of
away from the axis of the faulted phase [6][8]. The con-
sequent asymmetric two-phase currents maintain a circular ux
Fig. 2. Fault-tolerant scheme of PWM-VSI drives. (a) Current phasor diagram
before (I
A
, I
B
, and I
C
) and after (I
Af
and I
Bf
) C phase open fault. (b) Fault-
tolerant topology of the PWM-VSI.
trajectory and the rotating MMF, resulting in the disturbance-
free operation of the drives [7], [8]. For instance, the current
phasor diagram for the post-fault condition after phase-C fail-
ure is shown in Fig. 2(a). The phase currents in the normal
condition are denoted by I
A
, I
B
, and I
C
, while the currents af-
ter the phase-C failure are I
Af
and I
Bf
, respectively. Therefore,
the fault-tolerant control strategy requires the asymmetric two-
phase current regulation on the unfaulty phases, distributed with
60
V
a
(t)
V
b
(t)
V
c
(t)
V
im
cos (
i
t)
V
im
cos (
i
t 2/3)
V
im
cos (
i
t + 2/3)
(2)
where, V
im
and
i
are the amplitude and the angular frequency
of the input voltage, respectively. For deriving the modulation
scheme in the rectier stage, the input phase voltages are sorted
depending on their absolute magnitudes and assigned as
U
max
= MAX[|V
a
| , |V
b
| , |V
c
|]
U
mid
= MID[|V
a
| , |V
b
| , |V
c
|]
U
min
= MIN[|V
a
| , |V
b
| , |V
c
|] . (3)
Based on the specied denition, a balanced three-phase sup-
ply system in (2) leads to twelve 30
V
a
+d
V
b
(5)
where d
and d
and d
+d
= 1. (6)
The modulation functions of the switches S
au
and S
bu
are
determined to synthesize the two equal split dc-link voltages.
Substituting (2), (4), (5), and (6) into (1), the duty cycle d
can
be obtained by
d
=
cos
i
3 cos (
i
+
6
)
(7)
where
i
=
i
t. All other switches are turned off. The local-
average values of U
po
and U
no
in this rectier sector are
U
po
= V
c
U
no
= V
c
. (8)
2) SectorY
i
(i = 1, 2, . . . , 6): Two input voltages are positive
and one is negative.
TABLE I
CONDUCTION SWITCHES AND DUTY CYCLE VALUES OF RECTIFIER STAGE
One negative input voltage becomes U
max
, and two positive
voltages correspond to U
mid
and U
min
in this category. The
switching rules here are as follows.
r
The upper switch of the leg connected to U
mid
maintains
on state.
r
The two lower switches of the two legs associated with
U
max
and U
min
are modulated.
r
As before, all other switches remain at open state.
In the rectier sector Y
1
, as an example, the input phase
voltages V
c
, V
a
, and V
b
correspond to U
max
, U
mid
, and U
min
,
respectively. The upper switch of phase A, S
au
, maintains the
on state. As a result, the positive dc-link rail voltage with respect
to the supply neutral is given by
U
po
= V
a
. (9)
On the other hand, the lower switches connected to the voltages
U
max
and U
min
, S
cl
and S
bl
, respectively, are modulated to
construct the local-average voltage on the negative dc-link rail
given by
U
no
= d
V
c
+d
V
b
. (10)
Here again, d
and d
=
cos (
i
3
)
3 cos (
i
2
)
. (11)
The local-average values of the two dc voltages U
po
and U
no
are given by
U
po
= V
a
U
no
= V
a
. (12)
Based on the above approach, the modulating switches and
their duty cycles can be obtained in all the rectier sectors. The
on switches, the modulation switches, and the duty cycle values
are summarized in Table I for the rst-half sectors. Depending on
which rectier sector is enabled, duty cycles of the modulating
switches are determined as a function of the instantaneous input
voltage angle. The local-average values of the two virtual dc-link
voltages can be nally expressed as
U
po
= U
mid
U
no
= U
mid
. (13)
KWAK AND TOLIYAT: AN APPROACH TO FAULT-TOLERANT CONVERTER DRIVES 859
Fig. 6. Equivalent circuit of inverter stage.
TABLE II
SWITCHING COMBINATION AND BASIS VECTORS IN INVERTER STAGE
Therefore, the proposed PWM modulation scheme in the rec-
tier stage builds the two virtual dc-link voltages with equal
amplitude, U
mid
, in the ctitious dc-link.
B. PWM Strategy for Inverter Stage
Based on the rectier stage operation, the inverter stage can
be modeled as a four-switch inverter conguration supplying
two-winding machines with the motor neutral connected to the
ctitious dc-link midpoint. Fig. 6 illustrates the equivalent cir-
cuit of the inverter stage with the imaginary dc-link voltages
created by the rectier stage. Therefore, conventional space
vector modulations used for two-phase machine controls can
be applied to the inverter stage [10].
The space vector modulation technique is implemented on
basis of the stationary reference frame using the transforma-
tion equation as
x
0
2
3
1
1
2
1
2
0
3
2
3
2
1
2
1
2
1
x
A
x
B
x
C
. (14)
The quantity x can be either output voltage or output current
vector. The switching functions of the upper switches S
AU
and
S
BU
take on binary values 1 and 0 in a closed state and an
open state, respectively. The lower switches S
AL
and S
BL
have
the complementary value of their upper switches. Four possible
combinations of the switching status generate four different ba-
sis vectors in the plane, as illustrated in Table II. The space
vector diagramin the plane, which is split into two sectors, is
shown in Fig. 7. The effect of zero-sequence voltage component
v
0
on the space vector analysis is assumed negligible, because
the zero-sequence circuit consists of a very small impedance
with no speedvoltage term in typical ac machines [6].
The desired voltage vector V
out
is synthesized by impressing
the three basis vectors during the required time intervals within
one sampling length T
s
. In the inverter sector 1, the reference
Fig. 7. Space vector diagram for PWM strategy in inverter stage.
Fig. 8. PWM switching sequence for fault-tolerant matrix converter.
voltage vector is composed of weighted time averages of the
vectors V
1
, V
2
, and V
3
as
V
out
T
s
= V
1
t
+V
2
t
+V
3
t
0
. (15)
The time weights of the basis vectors are restricted by
T
s
= t
+t
+t
0
. (16)
The duty cycles are given by [10]
d
=
t
T
s
=
2
3
K
2V
+
3U
mid
=
t
T
s
= K
3V
d
0
=
t
0
T
s
= 1 d
, where K =
1
2
2U
mid
. (17)
In sector 2, the basic vectors V
3
, V
4
, and V
1
, likewise, are
employed to create the reference output voltage.
C. Entire Matrix Converter Modulation
The modulation schemes derived for the rectier and the in-
verter stages in the previous sections are combined to generate
the switching patterns for the matrix converter in Fig. 3(a).
Based on switching signals dedicated in the equivalent circuit,
the complete matrix converter modulation is obtained by mul-
tiplying the corresponding duty cycles of the rectier and the
inverter stages. The duty cycles of the matrix converter can be
860 IEEE TRANSACTIONS ON ENERGY CONVERSION, VOL. 22, NO. 4, DECEMBER 2007
TABLE III
SWITCHING STATES AND DUTY CYCLES OF MATRIX CONVERTER AFTER PHASE-C FAILURE
given by
d
= d
(d
/2), d
= d
(d
/2)
d
= d
(d
/2), d
= d
(d
/2)
d
0
= 1 (d
+d
+d
+d
). (18)
The switching sequence of the complete matrix converter,
as shown in Fig. 8, assures proper operation of the complete
matrix converter from the rectier stage and the inverter stage.
It is seen that one switching sequence is realized with six-step
transition over one sampling period. A specic set of switching
combinations is selected, depending on which operating mode
is enabled. The matrix converter in the fault mode can assume
24 operating modes, since the rectier and the inverter stages
contain 12 and 2 sectors, respectively. Table III describes the
duty cycles and the corresponding switching states for two op-
erating modes with the rectier sector X
1
activated. Note that
the transition from d
0
to d
0
in the inverter sectors 1 and 2 re-
quires two and zero switching-state commutations, respectively.
Besides the transition, the switching sequence ensures that one
switching-state commutation is required for one sequence tran-
sition. This implies that the requested switching number over
one sampling period is, on the average, equal to six for real-
izing the complete PWM sequence of the matrix converter. It
should be noted that the switch output commands for the pro-
posed remedial technique are assigned exactly same as ones for
the normal mode control. As a result, the proposed technique
can be embedded into the existing matrix converter software as
a subroutine. In addition, the proposed fault-tolerant algorithm
does not need modication of the control hardware.
IV. SIMULATION RESULT
The proposed fault-tolerant algorithm has been simulated
with three-phase balanced RL load (5 and 10 mH) and
300-V/60-Hz utility. The switching frequency and the output
frequency were chosen to be 5 kHz and 75 Hz, respectively.
Fig. 9 shows the output waveforms at normal mode operation.
The output currents by the normal mode control generate a three-
phase balanced sinusoidal set with 120
. The
phase-C output current I
C
is zero. The current components,
expressed in the stationary reference frame, do not have to be
affected by the faults, since the transformed currents are
pertinent to the torque and ux [8]. Therefore, the currents
KWAK AND TOLIYAT: AN APPROACH TO FAULT-TOLERANT CONVERTER DRIVES 861
Fig. 11. Transient waveforms during the faults on phase C. (a) Fault signal.
(b) Output currents. (c) Output line-to-line voltage. (d) Neutral current.
transformed from the two remaining healthy phase currents still
produce sinusoidal waveforms with 90