DIGITAL LOGIC TECHNOLOGY

BMT-264

Lab Instructor:

Engr. Muhammad Shan Saleem

Lab No. ____

Name: ____________________

Roll Number: ______________

Department of Bio-Medical Engineering & Technology

University of Engineering & Technology, Taxila

 LAB-01

EXPERIMENT No. 01

VERIFICATION OF TRUTH TABLE OF ALL LOGIC GATES

PRE-LAB TASK

Objectives

• To learn how to build IC based circuits on bread board.

• To get familiar with logic gates.
• To verify truth tables of all Logic Gates.
• To learn how to build complex circuits using basic gates.

Introduction

Gates, more specifically Logic Gates, are the type of digital circuit that process signals which
are represented as 1 or 0. Usually the positive supply voltage +5V is represented as 1 and 0V
(Ground) is represented as 0. These ‘1’ and ‘0’ are known as Logic States. Other terms that are
used for 1 and 0 states are shown in the table below.

Logic States
1 0
+5V 0V
True False
High Low
On Off

Theory

There are three main types of logic gates which are further subdivided. These categories are
based on their function. Logic gates are usually expressed in capital letter in order to make it
clear that the term refers to a logic gate. The main types and their subdivision are listed as:

I. Basic Gates:

1|Page
 LAB-01

a) AND Gate
b) OR Gate
c) NOT Gate
II. Universal Gates:
a) NAND Gate
b) NOR Gate
III. Combinational Gates:
a) XOR Gate
b) XNOR Gate

The function of these gates is as under:

AND Gate

It is the type of logic circuit that gives a logic state ‘1’ as output only if all inputs are at logic
state ‘1’. This function is denoted by dot (.). So the Boolean expression for AND Gate is given
as:

𝐺 = 𝐴. 𝐵 = 𝐴𝐵

AND Gate is represented

with following symbol:

OR Gate

The OR gate is an electronic circuit that gives ‘1’ as output if one or more of its inputs are at
logic state 1. A plus sign (+) is used to show the OR operation. It’s expression is given as:

𝐺 =𝐴+𝐵

Symbolically it is represented as:

2|Page
 LAB-01

NOT Gate

The NOT gate is an electronic circuit that produces an inverted version of the input at its
output. It is also known as an inverter. This gate is unique in this sense that it has only one input.
If the input, let us say A, is ‘1’, the output is ‘0’ and if the input is ‘0’ the output is ‘1’. This
inverted output is known as NOT A. It is expressed as:

𝐺 = 𝐴̅ = 𝐴΄

Its symbol is:

NAND Gate

It is a NOT-AND gate which is equal to an AND gate tailed by a NOT gate. The output of this
logic gate is ‘1’ whenever any of its inputs are ‘0’. Its Boolean expression is:

𝐽 = ̅̅̅̅
𝐴𝐵

Its symbol is:

NOR Gate

It is a NOT-OR gate which is equivalent to an OR gate tailed by a NOT gate. The output of
NOR gate is ‘0’ whenever any of the inputs are ‘1’. Its expression is:

̅̅̅̅̅̅̅̅
𝐽=𝐴 +𝐵

3|Page
 LAB-01

Its symbol is:

XOR Gate

The 'Exclusive-OR' gate is a logic circuit that will give a ‘1’ as output if either, but not both, of
its two inputs are ‘1’. An encircled plus sign (⊕) is used to show the X-OR operation. The
expression and symbol of this gate are as under:

𝑅 =𝐴⊕𝐵

XNOR Gate

The 'Exclusive-NOR' gate reverse to the X-OR gate. It will give a ‘0’ output if either, but not
both, of its two inputs are ‘1’. The expression and symbol of this gate are:

𝑅 = ̅̅̅̅̅̅̅̅
𝐴⊕𝐵

LAB SESSION

Equipment and Materials

➢ AT-700 Portable Analog and Digital Laboratory

➢ 7404 IC

4|Page
 LAB-01

➢ 7408 IC
➢ 7432 IC
➢ 7400 IC
➢ 7402 IC
➢ 7486 IC
➢ 74266 IC

Experimental Procedure

➢ Place NOT gate IC on the bread board of the NI ELVIS II Workstation.

• Connect pin # 7 to Gnd and pin # 14 to +5V VCC available on DC Power Panel over the
Laboratory trainer.
• Use Logic Switch available on the Laboratory software as Write input switch.
• Use Led Panel to display output.
• Turn the NI ELVIS II Workstation power on.
• Now apply logic input ‘0’ and ‘1’, one-by-one and note the output shown by LED. If the
LED glows it is considered as logic ‘1’ and if it remains off it is assumed as logic ‘0’.
• Replace NOT Gate IC with other ICs and note their result in the table.

Observations

NOT GATE:

Input Output
E G
0
1

AND GATE:

5|Page
 LAB-01

Inputs Output
E F G
0 0
0 1
1 0
1 1

OR GATE:

Inputs Output
E F G
0 0
0 1
1 0
1 1

NAND GATE:

Inputs Output
H I J
0 0
0 1
1 0
1 1

NOR GATE:

Inputs Output
H I J
0 0
0 1
1 0
1 1

XOR GATE:

Inputs Output
P Q R
0 0

6|Page
 LAB-01

0 1
1 0
1 1

XNOR GATE:

Inputs Output
P Q R
0 0
0 1
1 0
1 1

Questions:

1. What is the detailed expression of XOR Gate?

_______________________________________________________________________
_______________________________________________________________________
2. Which M-ary type of circuit are these gates?
_______________________________________________________________________
_______________________________________________________________________
3. Give the types of logic technologies upon which these gates are designed?
_______________________________________________________________________
_______________________________________________________________________
4. Mention the voltage range for logic ‘0’ and ‘1’ for CMOS technology.
_______________________________________________________________________
_______________________________________________________________________
5. Mention the voltage range for logic ‘0’ and ‘1’ for TTL technology.
_______________________________________________________________________
_______________________________________________________________________

7|Page
 LAB-01

LAB REPORT

Discussion of Results:

1. Can the output of one logic gate be used as input for other gates? Give reason.
_______________________________________________________________________
_______________________________________________________________________
_______________________________________________________________________
_______________________________________________________________________
2. Draw the symbolic diagram and complete the truth table for the following expression.
𝑫 = 𝑷𝑸 + 𝑷′ 𝑸 + 𝑷𝑸′ + 𝑷′𝑸′

How many gates are required to implement the above expression? __________________

P Q D
0 0
0 1
1 0
1 1

3. Draw the detailed diagrams of all ICs used in lab.

Conclusion/Summary:

______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________

8|Page