Scribd Logo
Upload

Welcome to Scribd!

  • DEMUX

    Uploaded by

    Alejandro Iribe
    6 views1 page
    This document describes a logic circuit with inputs S1, S2, and EN and outputs E1, F1, G1, and H1. The outputs are assigned logic expressions using the inputs and a MUX_OUT signal, where E1, F1, and G1 are assigned expressions combining MUX_OUT with S3, S4, and EN, and H1 is not yet defined.

    Original Description:

    Original Title

    DEMUX.txt

    Copyright

    © © All Rights Reserved

    Available Formats

    TXT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document describes a logic circuit with inputs S1, S2, and EN and outputs E1, F1, G1, and H1. The outputs are assigned logic expressions using the inputs and a MUX_OUT signal, where E1, F1, and G1 are assigned expressions combining MUX_OUT with S3, S4, and EN, and H1 is not yet defined.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    6 views1 page

    DEMUX

    Uploaded by

    Alejandro Iribe
    This document describes a logic circuit with inputs S1, S2, and EN and outputs E1, F1, G1, and H1. The outputs are assigned logic expressions using the inputs and a MUX_OUT signal, where E1, F1, and G1 are assigned expressions combining MUX_OUT with S3, S4, and EN, and H1 is not yet defined.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    S1: in STD_LOGIC;

    S2 : in STD_LOGIC;
    EN : in STD_LOGIC;

    E1<= ((MUX_OUT)AND(NOT(S3))(NOT(S4))AND(EN))
    F1<= ((MUX_OUT)AND(NOT(S3))AND(S4)AND(EN))
    G1<= ((MUX_OUT)AND(S3)AND(NOT(S4))AND(EN))
    H1<=

    You might also like