GOA COLLEGE OF ENGINEERING

Expt No: 9 Date:

BJT TWO STAGE CE AMPLIFIER

Aim : To study the operation of BJT Two stage CE amplifier.

Objective: To Plot the Frequency Response of a single stage Amplifier and find the
following:
1. Voltage Gain
2. Lower cut off Frequency
3. Upper cut off Frequency
4. Bandwidth

Components:
Sr Component Specification Quantity
No

1 Transistors BC 107 2

2. Resistors 100k Ω, 4.7k Ω , 22k Ω, 2 each (As per

220k Ω , 220 Ω design)

3. DC Power Supply 0-30 V 1

4. Capacitors 10µf and 47 µf (4 and 1 each)

5. Digital Multi-meter (DMM), Function Generator, Breadboard

And Connecting wires

(Students Note: The specifications may differ according to the circuit design and operation)

THEORY:

In a multistage amplifier the output of one stage makes the input of the next
stage. Normally a network is used between two stages so that a minimum loss
of voltage occurs when the signal passes through this network to the next
stage. Also the dc voltage at the output of one stage should not be permitted to
go to the input of the next. Otherwise, the biasing of the next stage are
disturbed.

The three couplings generally used are.

1. RC coupling
2. Impedance coupling
3. Transformer coupling.
pg. 1 Lab. Write-Up for EDC – 1 (RC 2016-17) Compiled by Dr. Samarth Borker, Dept. of E&TC, GEC Farmagudi Goa. 2019
 GOA COLLEGE OF ENGINEERING

To increases the voltage gain of the amplifier, multiple amplifier are

connects in cascade. The output of one amplifier is the input to another stage.
In this way the overall voltage gain can be increased, when number of amplifier
stages are used in succession it is called a multistage amplifier or cascade
amplifier. The load on the first amplifier is the input resistance of the second
amplifier. The various stages need not have the same voltage and current gain.
In practice, the earlier stages are often voltage amplifiers and the last one or
two stages are current amplifiers. The voltage amplifier stages assure that the
current stages have the proper input swing. The amount of gain in a stage is
determined by the load on the amplifier stage, which is governed by the input
resistance to the next stage. Therefore, in designing or analyzing multistage
amplifier, we start at the output and proceed toward the input.

A n-stage amplifier can be represented by the block diagram as shown in

fig. 9.1

Fig. 9.1 Multi stage Amplifier

In fig. 9.1, the overall voltage gain is the product of the voltage gain of each
stage. That is, the overall voltage gain is A1A2An.

RC coupling:

Fig. 2 shows RC coupling the most commonly used method of coupling from
one stage to the next. An ac source with a source resistance R S drives the
input of an amplifier. The grounded emitter stage amplifies the signal, which is
then coupled to next CE stage the signal is further amplified to get larger
output.

In this case the signal developed across the collector resistor of each stage
is coupled into the base of the next stage. The cascaded stages amplify the
signal and the overall gain equals the product of the individual gains.

pg. 2 Lab. Write-Up for EDC – 1 (RC 2016-17) Compiled by Dr. Samarth Borker, Dept. of E&TC, GEC Farmagudi Goa. 2019
 GOA COLLEGE OF ENGINEERING
The coupling capacitors pass ac but block dc Because of this the stages are
isolated as for as dc is concerned. This is necessary to avoid shifting of Q-
points. The drawback of this approach is the lower frequency limit imposed by
the coupling capacitor.

The bypass capacitors are needed because they bypass the emitters to
ground. Without them, the voltage gain of each stage would be lost. These
bypass capacitors also place a lower limit on the frequency response. As the
frequency keeps decreasing, a point is reached at which capacitors no longer
look like a.c. shorts. At this frequency the voltage gain starts to decrease
because of the local feedback and the overall gain of the amplifier drops
significantly. These amplifiers are suitable for frequencies above 10 Hz.

To represent the gain of the cascade amplifier, the voltage gains are
represents in dB. The two power levels of input and output of an amplifier are
compared on a logarithmic scale rather than linear scale. The number of bels by
which the output power P2 exceeds the input power P1 is defined as

Because of dB scale the gain can be directly added when a number of stages
are cascaded.

pg. 3 Lab. Write-Up for EDC – 1 (RC 2016-17) Compiled by Dr. Samarth Borker, Dept. of E&TC, GEC Farmagudi Goa. 2019
 GOA COLLEGE OF ENGINEERING
Circuit Diagram:

Fig. 9.2 Two stage transistor CE amplifier

Procedure:

1. Connect the circuit as shown in the diagram.

2. Apply a sinusoidal input signal of 20mv from a function generator.

3. Connect the output to the CRO.

4. Measure output voltage and calculate gain.

5. Keeping the input voltage constant vary the input frequency and note the
output voltage of the Amplifier till the output decrease upto a -3dB point.

6. Draw a graph between input frequency Vs output voltage

Precautions:

_______________________________________________________________________________________
_______________________________________________________________________________________
____________________________________________________________________________________

pg. 4 Lab. Write-Up for EDC – 1 (RC 2016-17) Compiled by Dr. Samarth Borker, Dept. of E&TC, GEC Farmagudi Goa. 2019
 GOA COLLEGE OF ENGINEERING
Frequency Plot:

The curve is usually plotted on a semi log graph paper with frequency range
on logarithmic scale so that large frequency range can be accommodated. The
gain is constant for a limited band of frequencies. This range is called mid-
frequency band and gain is called mid band gain. AVM. On both sides of the mid
frequency range, the gain decreases. For very low and very high frequencies
the gain is almost zero.

In mid band frequency range, the coupling capacitors and bypass capacitors
are as good as short circuits. But when the frequency is low. These capacitors
can no longer be replaced by the short circuit approximation.

At low frequency, output capacitor reactance increases. The voltage across

RL reduces because some voltage drop takes place across XC. Thus output
voltage reduces.

The gain is constant over a frequency range. The frequencies at which the
gain reduces to 70.7% of the maximum gain are known as cut off frequencies,
upper cut off and lower cut off frequency fig. 9.3, shows these two frequencies.
The difference of these two frequencies is called Band width (BW) of an
amplifier.

BW = f2 – f1.

Fig. 9.3. Frequency Response of Single stage ampli

At f1 and f2, the voltage gain becomes 0.707 Am (1 / √2). The output voltage
reduces to 1 / √2 of maximum output voltage. Since the power is proportional to
voltage square, the output power at these frequencies becomes half of
maximum power. The gain on dB scale is given by

pg. 5 Lab. Write-Up for EDC – 1 (RC 2016-17) Compiled by Dr. Samarth Borker, Dept. of E&TC, GEC Farmagudi Goa. 2019
 GOA COLLEGE OF ENGINEERING
20 log10(V2 / V1) = 10 log 10 (V2 / V1)2 = 3 dB.

20 log10(V2 / V1) = 20 log10(0.707) =10 log10 (1 / √2)2

= 10 log10(1 / 2) = -3 dB.

If the difference in gain is more than 3 dB, then it can be detected by human.
If it is less than 3 dB it cannot be detected.

Observation table:

Vin = 20mv

S. Frequency Output Output Voltage Voltage gain

No voltage voltage Gain in
(Vo1) (Vo2) (dB)=20logA
Stage 1 Stage 2 A=Vo2/Vi
1 10 Hz
2 20 Hz
3 50 Hz
4 70 Hz
5 100 Hz
6 200 Hz
7 500 Hz
8 700 Hz
9 1 KHz
10 2 KHz
11 5 KHz
12 7 KHz
13 10 KHz
14 20 KHz
15 50 KHz
16 70 KHz
17 100 KHz
18 200 KHz
19 500 KHz
20 700 KHz
21 1 MHz
22 1.5 MHz

pg. 6 Lab. Write-Up for EDC – 1 (RC 2016-17) Compiled by Dr. Samarth Borker, Dept. of E&TC, GEC Farmagudi Goa. 2019
 GOA COLLEGE OF ENGINEERING
Result:

1. Voltage Gain ………………………….

2. Lower cut off Frequency ……………………………

3. Upper cut off Frequency …………………………….

4. Bandwidth ……………………………

Conclusion:

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
************************************************************************

Viva Questions:

1. How much phase shift is introduced in Two stage RC coupled amplifier?

2. Why do you prefer to express gain in dB?
3. How do you calculating the bandwidth in amplifier circuit?
4. What is the significance of the coupling capacitance and emitter bye-pass
capacitance?

Outcomes of this Practical Session:

Students are able to
1. Analyze the operation of BJT Two stage CE amplifier.
2. Understand the importance of frequency Bandwidth.

pg. 7 Lab. Write-Up for EDC – 1 (RC 2016-17) Compiled by Dr. Samarth Borker, Dept. of E&TC, GEC Farmagudi Goa. 2019