Title Authors Advantages Disadvantag Parameter Algorithm Output

es s
An area Zain Shabbir, reduction in drastically FIR and merged digital
efficient Anas Razzaq area and degrades in cascade delay audio
interpolation Ghumman, power terms of d IIR transformati application
Shabbir consumption area on s
filter for
Majeed
digital audio Chaudhry
applications

Design of Design of Digital Signal not possible time Fast Fourier speed
high-speed high-speed Processing at the cost Transform increases
carry saves carry saves (DSP) of some (FFT) by 27.5%
adder using applications tradeoff
adder using
carry which between
carry look lookahead includes Fast area &
ahead Adder adder Fourier power.
Transform
(FFT), Digital
filters,
multipliers

A power S. Z. Naqvi, Reduction of Unable to computin Infinite reduced

consumption S. Z. Hassan number of deal with g Impulse by 45.4%
and area and T. Kamal multiplicatio power Response
ns consumptio
improved
n
design of IIR
decimation
filters via
MDT

A Reduced- A. Mukhtar, reduce the low dynamic Dadda 184.3 μW

H. Jamal and propagation dynamic power algorithm
sp-D3Lsum
Adder-Based U. Farooq delay power
High
Frequency
4 × 4 Bit
Multiplier
Using Dadda
Algorithm

Low power Stephen P. Power equivalent Circuit 4-2 minimum

CMOS pass Boyd, estimation architecture compressor of 28
logic 4-2 Seung-Jean and speed level transistors
Kim, Dinesh are to be approaches
compressor
D. Patil examined with zero
for high- hardware
speed
multiplicatio
n

An area P. Prem efficient in performance FIR and merged digital

efficient Kumar, K. terms of drastically cascade delay audio
interpolatio Duraiswamy, both area degrades in d IIR transformati application
and A. Jose and power terms of on s
n filter for
Anand consumption area
digital audio .
applications

Novel ultra Revna Acar low power leakage voltages CMOS pass less than
low-voltage Vural, dissipation current transistor 400mV
and high- Member, and superior
IEEE, Burcu variability
speed CMOS
Erkmen, together
pass Member, with low
transistor IEEE, Ufuk transistor
logic Bozkurt, count
Tulay
Yildirim,
Member,
IEEE
Digital Jorge Juan comparable gate scaling threshold geometric Camper
Circuit Chico, with a problem and program table
Enrico geometric power geometric
Optimizatio
Macii, book program or supply program
n via
chapter 17 generalized
Geometric geometric
Programmin program
g,
Operations
Research

Raminder lower power Critical Path Power domino logic 0.11108

Preet Pal dissipation microwat
Low-power Singh,
Full Adder Parveen
array-based Kumar,
Multiplier Balwinder
Singh
with
Domino
Logic

Low power B.Eghbalkha reduction in problem chip ripple- 11 and

and high- h, B. Afzal, power with area carry 38
speed and A. consumption bypassed adder percent
multiplier Afzali-Kusha reductio
design n
with row
bypassing
and parallel
architecture