Professional Documents
Culture Documents
VLSI Physical Design - STA Interview Questions Part 1 PDF
VLSI Physical Design - STA Interview Questions Part 1 PDF
Physical Verification Static Timing Analysis (STA) Signal Integrity Linux Basics CMOS Fundamental Low Power Design
Where do you get the WLM's? Do you create WLM's? How do you specify?
Email *
How buffer can be used in victim to avoid crosstalk?
How does delays varies with different PVT conditions? please explain with the help of graph.
Where do you mean by the de-rating value? What are the factors that decide the de-rating values?
factor? Translate
What is metastability?
In a system with insufficient hold time, will slowing down the clock frequency help?
www.vlsijunction.com/2016/02/sta-interview-questions-part-1.html 1/2
10/31/2020 VLSI Physical Design: STA Interview Questions Part 1
► 2015 (115)
Post a comment
▼ 2016 (25)
► January (8)
Enter your comment... ▼ February (10)
Physical Design interview Questions
With Answers P...
Physical Design Interview Question
Part 1
Comment as: tangaturuvenka Sign out
Physical Design Interview Question
Part 2
STA Interview Questions Part 1
Publish Preview Notify me
STA Interview Questions Part 2
STA Interview Question Part 3
Physical Design Interview Question
Newer Post Home Older Post Part 3
Physical Design (Floorplanning)
interview Question...
Subscribe to: Post Comments (Atom) Physical Design (Power planning)
Interview Questio...
Physical Design (VLSI) Interview
Questions Links
► March (4)
► November (1)
► December (2)
► 2017 (7)
► 2018 (1)
► 2019 (15)
► 2020 (1)
Followers
Follow
www.vlsijunction.com/2016/02/sta-interview-questions-part-1.html 2/2