Professional Documents
Culture Documents
ZTE University
Content
Classification of channels
Structure and Function of channels
Physical layer procedure
Architecture of UMTS
CN
Iu Iu
RNS RNS
Iur
RNC RNC
UE
Channel Type
Physical channel
Transport channel UE
Logical channel
Node B
RNC
Logical channel
Transport channel
Physical channel
Concept of channel
RLC layer
Logical channel L2
MAC layer
Transport channel
PHY layer L1
Physical channel
Channel Type
Logical channels:
z Describe what is transported (i.e., the information to be
transmitted)
Transport channels:
z Describe how the logical channels are to be transmitted.
Physical channels:
z Represent the “transmission media” providing the
platform through which the information is actually
transferred.
Protocol stack of the Uu interface
GC Nt DC
D u p lic a tio n a v o id a n c e
GC Nt DC
U u S b o u n d ary
C - p la n e s ig n a llin g U - p la n e in f o r m a tio n
RRC c o n tr o l L3
R a d io
control
control
control
control
B e a re rs
PDCP
PDCP L 2 /P D C P
BM C
L 2 /B M C
RLC RLC L 2 /R L C
RLC RLC
RLC RLC
RLC RLC
L o g ic a l
C h a n n e ls
M AC L 2 /M A C
T ran sp o rt
C h a n n e ls
PHY L1
Logical Channels
Uplink Downlink
Transport
Channel
RACH CPCH DCH PCH BCH FACH DSCH DCH
Mapping relationship
Classification of channels
Structure and Function of channels
Physical layer procedure
UMTS frame structure
Physical Channels(1)
Tframe=10 ms
Tsuperframe=720 ms
Physical Channel
Uplink physical channel
Two UL Dedicated physical channel (DPDCH and DPCCH)
Two UL Common physical channel (PRACH and PCPCH)
Dedicated physical
Control channel DPCCH
UL Dedicated physical
Dedicated physical DPDCH channel
data channel
Physical random PRACH
Access channel
UL Common physical
Physical common PCPCH channel
Packet channel
Uplink Dedicated physical channel
PRACH
Pilot TFCI
Control Npilot bits NTFCI bits
Tslot = 2560 chips, 10*2k bits (k=0..3)
5120 chips
CPICH
PICH
PDSCH
DPCH
Downlink dedicated physical channel
Tasks of Uplink receiver
DPCCH is received and dispreaded decoded in a slot by
slot manner while the DPDCH is first buffered and then
decoded together with other frames that were jointly coded
with it (interleaved)
For every slot
z A channel estimate (amplitude and phase) and SIR estimate are
made based on the received pilot bits.
z Based on SIR determine downlink power control command and
send it
z Decode the TPC bit and adjust downlink transmission power
accordingly
For every second or fourth slot
z Decode FBI bits over two or four slots and adjust antenna phase
and/or amplitude accordingly depending on tranmission diversity
mode
Tasks of Uplink receiver
12 bits (transmission
288 bits for paging indication off)
Classification of channels
Structure and Function of channels
Physical layer procedure
Cell Search
Synchronization
Channel Note
acquired
Primary Chip, Slot, Symbol Synchronization 256 chips
SCH Synchronization The same in all cells