Analysis of the Double Quadratic Buck Converter

* Franciéli L. de Sá, ** Domingo Ruiz-Caballero, * Samir A. Mussa

* Federal University of Santa Catarina, Power Electronics Institute;
Florianópolis, Brazil; Phone: +55 (48) 3721-9204;
Email: {francieli; samiramussa} @inep.ufsc.br;
URL: http://www.inep.sites.ufsc.br.
** Pontifical Catholic University of Valparaı́so, Laboratory of Power Electronics;
Valparaı́so, Chile; Phone: +56 (32) 227-3695;
Email: {domingo.ruiz} @ucv.cll.

Acknowledgments
The authors gratefully acknowledge to National Council for Scientific and Technological Development
(CNPQ) by financial support through the process 474593/2013-4, the Federal University of Santa Cata-
rina (Brazil), all for financial support and structure provided. The assistance is gratefully acknowledged
for the Msc. Walbermark M. dos Santos and for the Caio V. B. Eiterer, graduate and undergraduate
students at the Federal University of Santa Catarina, for their help and collaboration in the work.

Keywords
<<Static Analysis of the Converter>>, <<High Static Gain>>, <<Reduced Stress Voltage>>.

Abstract
The analysis DC-DC Double Quadratic Buck Converter is presented in this paper. This converter has the
advantages of high static gain compared to the conventional Buck Converter. The topological symmetry
reduce the stress voltage over the switches to half of the value compared with the conventional Quadratic
Buck Converter and simplifies the modeling of the converter. The analysis is made for continuous,
critical and discontinuous conduction mode and boundary curve between the conduction modes is shown.
Finally, the simulation and experimental results are presented to prove the theoretical analysis.

Introduction
Currently, the search for electrical equipment more efficient, economical and having high power density
has been increasing. From this perspective, the energy conversion DC-DC every day becomes more
optimized. Within this context, the Buck converter has been studied in several works.
New converter topologies were developed by combining existing converters. Relating to the initial stud-
ies of DC-DC Buck Converter, in [1] was presented a cell switching responsible for originated the
Quadratic Buck Converter. The study of the static model of the Quadratic Buck Converter was pre-
sented in [2]. Relating multilevel converters with the traditional DC-DC converters are presented in [3]
and [4].
Whereas the utilization factor of the switch of the Conventional Buck Converter is optimized for high val-
ues of duty cycle [5], in applications requiring wide range of the static conversion the Double Quadratic
Buck Converter becomes interesting. In this context, this converter can be used in various applications
related the use of batteries with a voltage lower than the voltage generating source, such as for example
in systems generation photovoltaics [6], battery chargers for cell phones [7] switching power supplies
[8], among others.
The Double Quadratic Buck Converter is characterized by has high gain ratio compared to the conven-
tional Buck Converter. In addition, the voltage in their switches are lower than the input voltage and half
the voltage in the switch of the Quadratic Buck Converter existing in the literature.
In this paper the analysis of the operation stages, the ideal static gain curve plot, the study of the converter
operating in continuous, critical and discontinuous operation mode, as well as boundary curve between
conduction modes of the converter is presented. Ultimately, experimental results for the converter oper-
ating in open loop are presented.
Converter Topology
Likewise that the Buck Converter Conventional the Double Buck Quadratic Converter also has step-down
voltage characteristic, that is, the output voltage is lower than the input voltage. However, by having high
static gain has wide range in the output voltage.
Fig. 1 shows the topology of the converter. In this structure, both the power supply and the intermediate
capacitor will behave as voltage source. The load should behave as a current source and the current
on the intermediate capacitor is given by the difference between the current across the inductor L1 and
the current in the switch S1 . Because of its symmetrical topology, the lower components have the same
behavior of the respective upper component, [9].

Figure 1: Double Quadratic Buck Converter DC-DC.

Ideal Static Gain of the Converter

0.1 Continuous Conduction Mode (CCM)

Analysis of the Operation Stages:
First Stage: (Δt1 = D.Ts )
In this stage the switches S1 and S2 are turn on. The diodes D3 and D6 are inversely polarized, the current
sources IL1 and IL2 , start to supply power to the output. The current iS1 is the sum of IL1 with IC1 , and the
current iD1 is null, Fig. 2 (a).
Second Stage: (Δt2 = (1 − D).Ts )
In this stage the switches S1 and S2 are turn off. The diodes D3 and D6 come into conduction. In this
stage, the current iS1 , iS2 , iD2 and iD4 are nulls, iD1 = IL1 and iD3 = IL2 , Fig. 2 (b).

Figure 2: Operation stages of converter with a single command of the switches S1 e S2 : a) First stage; b) Second
stage.

Fig. 3 shows the waveforms to each operation stage. The curve of ideal static gain is draft considering
the energy given by the source Vin for the operation first stage equal to (1).
 S1 S2
1

0
I L1 t( s )
I L1 _ max
I L1 _ min
I L2 t( s )
I L 2 _ max
I L 2 _ min
t( s )
I S 1 _ max I S 1
I S 1 = I L1 + I C1
0
t( s )
I L 2 _ max I C 01
0
− I C 01
V t( s )
VC 0 _ max C 0
VC 0 _ min
VS 1 _ max VS 1VS 2 t( s )
VS 2 _ max
0
D.TS (1 − D).T S t( s )
TS Time ( s )
1st 2nd Stages
Figure 3: Waveforms of the converter in continuous conduction mode.

 
VC Vin
Win = − .IL1 .Δt1 (1)
2 2
The energy received by the intermediate capacitors C1 for the operation second stage is given by (2).

VC
WC1 = − IL1 Δt2 (2)
2
Considering an ideal system, in a period of operation all energy given by the source Vin is received by
the intermediate capacitors C1 . Thus, from equating (1) and (2) obtains the Equation of Ideal Static Gain
for the first part of the converter, as shown in (3).

VC
=D (3)
Vin
The same analysis is performed for the second part of the converter, considering VC /2 as the source of
input and IL2 as the constant current source.
Analyzing the first and the second stages of operation, is obtained the static gain total of the Double
Quadratic Buck Converter depending on the output voltage by the input voltage, given in (4).

V0
= D2 (4)
Vin
Fig. 4 shows the curve of the static gain as a function of duty cycle for the Double Quadratic Buck
Converter, for purposes of comparison is also presented to the static gain curve Buck Converter Conven-
tional.
Based on Equation (3), and considering the duty cycle D = 0.5, the voltage on the switch S1 is given by
the voltage source in the upper input (Vin /2) added the voltage on the intermediate capacitor C1 (VC /2).
Thus we have:
 1

0.8 Double Quadratic Buck Converter

0.6

V0 / Vin
Buck Converter Conventional

0.4

0.2

0
0 0.2 0.4 0.6 0.8 1
D

Figure 4: Ideal static gain of Double Quadratic Buck Converter compared to the Ideal Static Gain of Conventional
Buck Converter.

Vin VC
VS1 = + (5)
2 2
Considering the total input voltage Vin and also substituting VC as a function of Vin , the voltage on the
switch S1 is obtained:

3
VS1 = .Vin (6)
4
The Equation (6) shows that the stress on the switch S1 is small when compared to the Quadratic Buck
Converter [1], and less than the total voltage at the input (Vin ). The voltage on the switch S2 is obtained
similarly.

0.2 Critical Conduction Mode (CRCM)

The converter in critical conduction mode represented by the waveform shown in Fig. 5. The calculation
of the critical inductances L1 and L2 is accomplished by analyzing the ripple current in the inductor.
Thus, the inductances L1 and L2 critical are given by:

Vin /2
L1 CR = .D. (1 − D) (7)
2. fs .IC

VC /2
L2 CR = .D. (1 − D) (8)
2. fs .I0

0.3 Discontinuous Conduction Mode (DCM)

The first and the second operation stages are identical to the continuous conduction mode, therefore will
not be described again in this section. As remembered that D1 .Ts it is the conduction time for the 2nd
stage operation.
Recalling that the duty cycle complementary in discontinuous conduction is given by 1 − D = D1 + D2 + D3 ,
according to the respective operation stages.
Third Stage: (D2 .Ts )
In this stage all the energy stored in L2 was transferred to the load. With this, the diode D3 blocks and
output capacitor C0 feeds the load. The inductor L1 continues to provide energy to the intermediate
capacitor C1 .
Fourth Stage: (D3 .Ts )
At this stage all the energy stored in L1 and L2 are transferred. The diode D1 blocks and capacitor C0
feeds the load.
Figs. 6 and 7 show the stages of operation and the waveforms of the converter, respectively.
For the analysis of the static gain of the converter in DCM, consider the inductor voltage L1 for the
operation second stage in absolute value VL1 = VC given by (9):
 S1 S2
1

0
I L1 t( s )
I L1 _ max

0
I L2 t( s )
I L 2 _ max
0
I S1 t( s )
I S 1 _ max
I S 1 = I L1 + I C1
0
t( s )
I L 2 _ max I C 01

0
VC 0 t( s )
VC 0 _ max
VC 0 _ min
VS 1 _ max VS 1VS 2 t( s )
VS 2 _ max
0
D.TS (1 − D).T S t( s )
TS Time ( s )
1st 2nd Stages
Figure 5: Waveforms of the converter operating in Critical Conduction Mode.

Figure 6: Operation Stages of the converter: a) 1st Stage; b) 2nd Stage; c) 3rd Stage; d) 4th Stage.
 S1 S2
1

0
I L1 t( s )
I L1 _ max

0
I L2 t( s )
I L 2 _ max
0
I S 1 _ max I S 1 t( s )
I S 1 = I L1 + I C1
0
I C 0 _ max I C 01 t( s )
0
− I C 01
VC 0 _ max VC 0 t( s )

VC 0 _ min
VS 1max VS 1VS 2 t( s )
VS 2 max

0
D.TS D.T t( s )
1 S D2 .TS D3 .TS
TS Time ( s )
1st 2nd 3rd 4th Stages
Figure 7: Waveforms of the converter operating in discontinuous conduction mode.

VC IL1 max . fs
= L1 Dis . (9)
2 D1

Observing Fig.7, can get (10), for the 1st part of the analysis.

IL1 max
IC − Iinput = .D1 (10)
2
Isolating IL1 max of (10) and equating to (9), may find (11) concerning the 1st part of the static gain of the
ideal converter:

VC /2 (VC /2).D1 2
= 1− (11)
Vin /2 2.IC .L1 Dis . fs

Repeating the analysis for L2 , obtains (12), referring to the 2nd part of the gain equation:

V0 /2 (V0 /2).D1 2
= 1− (12)
VC /2 2.I0 .L2 Dis . fs

To obtain the ideal total static gain converter operating in DCM uses the cascading of the equations (11)
and (12), to give (13). Observe that Equation (13) is quadratic.

 2
V0 (V0 /2).D1 2
= 1− (13)
Vin 2.I0 .L1 Dis . fs
0.4 Boundary Curve Between CCM and DCM
Analyzing (4), (13), making a = V0 /Vin and γ = 2.I0 .L. fs /Vin , obtains (14) representing the boundary
between continuous and discontinuous conduction modes, where is illustrated in Fig. 8.

√
γ = ± a−a (14)

0.8 CCM
y
/ D=0.75
0.6
a = V0 / Vin

0.4 D=0.5
DCM
0.2 D=0.25

0
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5
y = 2.L.I 0 / Vin .Ts

Figure 8: Boundary curve between CCM and DCM.

Simulation Results
Table I shows the values used in the simulation of the converter, that was performed on the software
PSIM.

Table I: Parameters Converter.

Input Voltage Vin = 400V
Output Voltage Vout = 100V
Rated Output Power Pout = 500W
Intermediate Capacitor C1 ,C2 = 25uF
Output Capacitor C0 = 1.25uF
Resistance R = 20Ω
Switching Frequency fs = 50kHz
Duty Cycle Switches S1 , S2 D = 0.5
Input Inductance - CCM L1 , L4 = 4mH
Intermediate Inductance - CCM L2 , L3 = 1mH
Input Inductance - CRCM L1 , L4 = 0.2mH
Intermediate Inductance - CRCM L2 , L3 = 0.05mH
Input Inductance - DCM L1 , L4 = 40uH
Intermediate Inductance - DCM L2 , L3 = 10uH

Fig. 9 (a), shows the voltage on the output capacitor and in the switches S1 and S2 for CCM. The ripple
voltage at the output is designed to be 1% of the average output voltage. This result shows the voltage at
the que switches is less than the input voltage set at 400V.
The ripple current in the inductor is designed to 10% of the total current. Thus, for purposes of compar-
ison are presented in Fig. 9 (b) the curves of the currents of the inductors in CCM, CRCM and DCM.
 I L1 I L 2

400 5
Vin
300 4
200 3
VC0
100 2
0
I L1 I L 2
VC 0
100.5 10

100 6

2
99.5 0

VS 1 VS 2 I L1 I L 2
30
300 v
20
200
10
100
0
0
0.999 0.99902 0.99904 0.99906 0.99908 0.9991 0.999 0.99902 0.99904 0.99906 0.99908 0.9991
Time( s ) Time( s ) Time( s )

(a) Input voltage, voltage on the output capacitor VC0 and (b) Currents of the inductors IL1 and IL2 for continuous,
voltage on the switches VS1 and VS2 . critical and discontinuous operation mode.

Figure 9: Simulation Results

Experimental Results
The photograph of the prototype is shown in Fig. 10. The Smartfusion A2F200M3F − FG484 was
chosen to perform experimental tests, [10]. The SmartFusion is the device that integrates an FPGA
, ARM Cortex-M3 and programmable analog (ADC and DAC). The modulator was generated using
VHDL blocks.

Figure 10: Prototype of the Converter Buck analyzed.

Fig. 11 (a) presents the command signal to the drive switchest and 11 (b) presents the input voltage Vin
and output voltage VC0 , where is observed the high static gain. In Fig. 12 (a), is shown the voltages
in the switches VS1 and VS2 , can be verified that this voltage is reduced compared with converter of the
literature, [1]. These results are similar to the waveforms obtained in the simulation. The currents in the
inductors L1 and L2 are shown in Fig. 12 (b), highlighting the low current ripple.
gate pulse

Vin

V0

(a) Command signal to the drive switchest. (b) Input voltage (Vin = 400V ) in comparison with the
total output voltage (V0 = 100V ) of the converter.

Figure 11: Experimentals Results

VS1 I L2

VS2
I L1

(a) Voltages on the switches VS1 and VS2 . (b) Currents in the inductors IL1 and IL2 .

Figure 12: Experimentals Results

Conclusion
In this paper, the Double Quadratic Buck Converter was analyzed. The topological states and the wave-
forms of the converter were shown for the continuous, critical and discontinuous conduction modes.
Thus, it was possible to determine the boundary curve between this conduction modes.
The experimental results show the output voltage, the switches voltage and the inductor currents in
the continuous conduction mode. These results are similar to the simulation results, confirming the
theoretical analysis. Thus, it was possible to experimentally verify the high static gain and the low
voltage switches of the analyzed converter compared to converters of the literature.
With the advantages of the analyzed converter, becomes interesting its applications in the generation of
energy, such as photovoltaic, microgrids, electric vehicles, energy storage in batteries, among others.

References
[1] Maksimovic, D. and Cuk, S., General properties and synthesis of PWM DC-to-DC converters, Power
Electronics Specialists Conference, PESC, 1989.
[2] Maksimovic, D.; Cuk, S., Switching Converters with Wide DC Conversion Range, Power Electron-
ics, IEEE Transactions on, vol. 6, NO.1, Jan 1991.
[3] Bottion, A. J. B., DC-DC Converters Basic Not Isolated Quadratic Three Levels. Federal University
of Santa Catarina, Dissertation, 2005, (in Portuguese).
[4] Bottarelli, M. G., Conversores CC-CC Bsicos No Isolados Quadrticos de Trłs Nveis. Federal Uni-
versity of Santa Catarina, Dissertation, 2006, (in Portuguese).
[5] Mohan, N., Power Electronics Converters, Applications, and Design. Third Ediction, John Wiley
Sons, Inc., 2003.
[6] Seguel, J. I. L., Design of a Photovoltaic System Autonomous Power Supply Using MPPT Technique
and Digital Control, Federal University of Minas Gerais. Dissertation, 2009, (in Portuguese).
[7] Badu, B.; Sriharsha S.; Kumar A., Saroagi, N.; and Samantaray, S. R., Design and implementation
of low power smart pv energy system for portable applications using synchronous buck converter.
Electronic System Design (ISED), 2011 International Symposium on, pp. 260-391, 266.
[8] Liou, W. R.; Yeh, M. L.; Kuo, Y. L., A high efficiency dual-mode buck converter ic for portable
applications. Power Electronics, IEEE Transactions on, vol. 23, no. 2, pp. 667–677, 2008.
[9] de S, F. L.; Eiterer, C. V. B.; Ruiz-Caballero D.; Mussa S. A. , Double Quadratic Buck Converter,
IEEE Power Electronics Conference, COBEP, Brazilian, 2013.
[10] Actel Products and Hardware. Kits FPGA Smart Fusion, http://www.actel.com/documents/
A2F_EVAL_KIT_UG.pdf.