You are on page 1of 10

DIGITAL LOGIC DESIGN

EEE-241
[Lab Sessional 2 Report]

Name Aitazaz Ahmad Qureshi

Registration CIIT/FA19-BCE-050/ISB
Number

Class BCE-2A

Instructor’s Name Ma’am Asma Ramay


Task 1:
Implement 8 to 1 multiplexer using behavioral model. (Even roll numbers).
Implement 1 to 8 demultiplexer using behavioral model. (Odd roll numbers).

My Roll number: 050

8 to 1 Multiplexer using Behavioral Level Code:


Test-Bench of 8 to 1 Multiplexer:

Output of 8 to 1 Multiplexer:

Task 2:
Implement 2 to 4 decoder using gate level. (Even roll numbers)
Implement 2 to 4 decoder using behavioral model. (Odd roll numbers)
Also implement on proteus using basic logic gate IC’s .

My Roll number is Even.


2 to 4 Decoder Verilog Gate Level Code:

2 to 4 Decoder Code Test-Bench:


2 to 4 Decoder Output:

2 to 4 Decoder Simulation of Proteus:

Task 3:
Implement a 4x4 multiplier using gate level.
4x4 Multiplier Code on Verilog using Gate Level:
Test-Bench of 4x4 Multiplier:

Output of 4x4 Multiplier:


Task 4:
Write a code to display your roll number on 3 seven segment displays. Consider 3 outputs
(e.g. out1, out2, out3) one for each 7 segment display. If your roll number is 153, find out the
seven segment value for each digit then send value for 1 to out1, 5 to out2 and 3 to out3.

My Roll Number = 050

Roll Number on 3 Seven Segment Display Program Code:


Test-Bench of Q#4:

Output of Q#4:

The END

You might also like