Professional Documents
Culture Documents
net/publication/328062453
CITATIONS READS
0 197
1 author:
Toshiaki Koike-Akino
Mitsubishi Electric Research Laboratories (MERL)
410 PUBLICATIONS 2,396 CITATIONS
SEE PROFILE
Some of the authors of this publication are also working on these related projects:
All content following this page was uploaded by Toshiaki Koike-Akino on 04 October 2018.
Toshiaki Koike-Akino
© MERL
Outline
• Polar Coding
– Successive cancellation list (SCL) decoding + cyclic-redundancy check (CRC)
– Polar codes vs. low-density parity-check (LDPC) codes
– Computational complexity u x1
1 + + +
• Polar design for bit-interleaved coded modulation (BICM) u2 + + x2
– Interleaver design for quadrature-amplitude modulation (QAM) u3 + + x3
– EXIT-based frozen design u4 + x4
– Polarization rate analysis + +
– Non-uniform shaped QAM +
+
• Polar-based turbo product codes (TPC) uN xN
– Highly-parallel and pipelining processing
– Related works based on BP decoding Stage 1st 2nd mth
– SCL-based soft-in soft-output decoding
• Irregular polar coding
– Pruning polarization units
– Complexity & latency reduction
Information Row
• Summary k kxk Parity
– Irregular polar-TPC, capable of highly parallel decoding
– Lower complexity; 1/4 complexity
– Lower latency; 1/10 latency
– Higher throughput; 256-times faster Parity
Column
of
Parity
Parity
> 400G
[Zhou-Liu ECOC17]
© MERL 9/19/18: T. Koike-Akino: Polar Coding 4
Forward Error Correction (FEC) Codes
• Hard-decision (HD): RS, BCH, …
• Soft-decision (SD): Spatially-coupled, TPC (A), LDPC-C (B,C), Polar code
• Rateless: LT, Raptor, S-K feedback [ECOC2018]
(C)
Frozen bits u0 + + + +
c0
u1 + + +
c1
u2 + + + c2
u3 + +
c3
u4 + + +
c4
u5 + +
c5
u6 + +
c6
u7 +
c7
u8 + + + c8
u9 + + c9
u10 + + c10
u11 + c11
u12 + + c12
u13 + c13
u14 + c14
u15 c15
© MERL 9/19/18: T. Koike-Akino: Polar Coding 6
Polarization Phenomenon
• Polar kernel polarizes messages into ‘bad’ and ‘good’ sub-channels
• Proportion of good sub-channels approaches channel capacity
u0 0.9375
+
0.75
+
0.5 c0
u2 0.5625 0.75
+
0.5
c2
Polar
Long
Polar
LDPC
32 ite. 32 list
256
1024
LDPC
4096
16384 Polar
4 ite. 4 list
256
1024
LDPC
Polar
16384 4096
u6 + + c6 LSB3
u7 + c7 MSB3
u8 + + + c8 LSB4
u9 + + c9 MSB4
u10 + + c10 LSB5
u11 + c11 MSB5
u12 + + c12 LSB6
u13 MSB6 256QAM
+ c13
u14 + c14 LSB7 (16PAM)
u15 c15 MSB7
© MERL 9/19/18: T. Koike-Akino: Polar Coding 13
Interleaver Design
• Rectangular block interleaver
– All combinations for the power-of-two numbers of columns and rows to design
Write
Read
Block interleaver
>0.7 dB loss
Optimized QPP
>0.5dB gain
Shannon
Shaped
256QAM
256QAM
Uniform QPP
Shaped QPP 0.5dB gain
0.9dB gain
I0 I0
I4 I4
Random Interleave
Interleave
Interleave + Frozen
dv=5
LDPC
dv=3
dv=2
Polar 4k 1M
We achieve:
- Longer polar performance
- Shorter polar complexity
- Parallel hardware implementation
u1 + + x1
+
u2 + x2
+
Information Row u3 + + x3
k kxk Parity u4 x4
+
N
+ +
+
Parity +
Column
of uN
Parity xN
Parity
N Stage 1st 2nd mth
Polar k
Polar N
Polar-TPC BCH-TPC
Polar+CRC
BCH-TPC(31,21)2
MC
IS
BCH-TPC
Polar-TPC 2-ite
4-ite
2-ite
4-ite
256
239 16
2-ite
4-ite
0.6dB
EXIT Chart
VND
CND
Factor Graph
Polarization Unit No computation
Degree-3
u0 + + c0 u0 + c0
u1 + c1 u1 + c1
u2 + c2 u2 + c2
u3 c3 u3 c3
Degree-2
u1 + + x1 u1 0.9375
+
0.75
+
0.5 x1
0.9375 0.75 0.5
u2 0.4375 +
0.25 0.5 x2 u2 0.25 +
0.25 0.5 x2
u3 0.5625 0.75
+
0.5
x3 u3 0.5625 0.75
+
0.5
x3
u1 0.75 +
0.75
+
0.5 x1 u1 + +
0.5 x1
0.875 0.5
u2 0.4375 +
0.25 0.5 x2 u2 0.625
+
0.5 0.5 x2
u3 0.75 0.75
+
0.5
x3 u3 0.375 0.75
+ x3
0.5
u4 0.0625 x4 u4 x4
0.25 0.5 0.125 0.25 0.5
u1 + +
0.5 x1
0.9375 0.75
u4 x4 u1 + + x1
0.0625 0.25 0.5 0.875 0.5 0.5
u2 + x2
0.625 0.5 0.5
u4 x4
0.125 0.25 0.5
Latency
Reduction
86% reduction
BER
Regular
54% reduction Uncoded
7dB SNR
© MERL 9/19/18: T. Koike-Akino: Polar Coding 36
TPC with Irregular Polar Codes
• Parallel SCL decoding:
– 256-times higher throughput
• Irregular pruning:
– 50~70% complexity reduction
– 80~90% decoding latency reduction
~ 1/10 latency