Professional Documents
Culture Documents
LAB 11-PE-Lab
LAB 11-PE-Lab
Theory:
DC converters can be used as switching-mode regulators to convert a DC output
voltage, normally unregulated, to a regulated DC output voltage. The regulation is normally
achieved by PWM at a fixed frequency and the switching device is normally BJT, MOSFET,
or IGBT. A boost converter (step-up converter) is a power converter with an output DC
voltage (Vo) greater than its input DC voltage (Vin). Since electrical power (VI) must be
Key Note: Avoid the case when k = 1, keep the range of duty cycle from10 % to 90 %.
Figure 11.1
The circuit operation of boost converter as shown in Figure 11.1 can be divided into two
modes.
1. Mode 1 begins when IGBT (Q1) is turned ON. The input current rises and flows through
filter inductor (L) and IGBT (Q1). Assuming that the inductor current rises linearly from
I1 to I2 in time t1,
𝐈𝟐 −𝐈𝟏 𝚫𝐈
𝐕𝐢𝐧 = 𝐋 =𝐋 …. (11.2)
𝐭𝟏 𝐭𝟏
2. Mode 2 begins when IGBT (Q1) is switched OFF. The current that was flowing through
IGBT (Q1) would now flow through L, C, load and freewheeling diode (Dm). The
inductor current falls until IGBT (Q1) is turned ON in the next cycle. The energy stored
in the inductor is transferred to the load. The inductor current falls linearly from I2 to I1
in time t2 (assuming that Dm is ideal diode),
𝚫𝐈
𝐕𝐢𝐧 − 𝐕𝐨 = −𝐋 …. (11.3)
𝐭𝟐
Finally, the peak-to-peak capacitive ripple voltage (𝚫𝐕𝐜 ) can be obtained as,
𝐈𝐨(𝐚𝐯𝐠)
𝚫𝐕𝐜 = ∗𝐤 …. (11.5)
𝒇𝐂
Procedure:
Construct the circuit of Figure 11.1 on the breadboard using appropriate power IGBT
(IRG4BC20UD).
a. Generate a PWM signal through function generator having frequency f = 1-kHz and duty
cycle k = 0.20 (20%) with amplitudes equal to 5V (peak) and 0V. Apply this PWM signal
at pin #12 of driver IC (IR2110). Pin #1 of driver IC (IR2110) is connected to the gate
terminal of power IGBT.
a. Energize the circuit of Figure 11.1. Using oscilloscope, draw the waveforms of applied
PWM signal, gate-source voltage (VGS) and output voltage (VO) on the graph paper given
in Figure 11.2.
Figure 11.2
b. Using DMM, measure the average output voltage and record it in Table 11.1. In addition,
record the theoretical value of average output voltage in Table 11.1.
c. Also, obtain the measured values of ripple current (𝚫𝐈) and ripple voltage (𝚫𝐕𝐜 ) for the
respective duty cycle and frequency using equation 11.4 and 11.5.
Ripple Ripple
Input Voltage Output Current Voltage
Sr. Vin (dc) f k Voltage (𝚫𝐈) (𝚫𝐕𝐜 )
No. [measured] Vo (dc) [mA] [V]
[measured]
[measured] [measured]
1 12V 1-kHz 20 %
2 12V 1-kHz 50 %
3 12V 1-kHz 80 %
d. Apply a PWM signal having same frequency (f =1-kHz) but change the duty cycle to 0.5
(50%). Using oscilloscope, draw the waveforms of applied PWM signal, gate-source
voltage (VGS) and output voltage (VO) on the graph paper given in Figure 11.3.
Figure 11.3
e. Using DMM, measure the average output voltage and record it in Table 11.1. In addition,
record the theoretical value of average output voltage in Table 11.1.
Figure 11.4
h. Using DMM, measure the average output voltage and record it in Table 11.1. In addition,
record the theoretical value of average output voltage in Table 11.1.
i. Also, obtain the measured values of ripple current (𝚫𝐈) and ripple voltage (𝚫𝐕𝐜 ) for the
respective duty cycle and frequency using equation 11.4 and 11.5.
Table 11.2
Ripple Ripple
Input Voltage Output Current Voltage
Sr. Vin (dc) f k Voltage (𝚫𝐈) (𝚫𝐕𝐜 )
No. [measured] Vo (dc) [mA] [V]
[measured]
[measured] [measured]
1 12V 2-kHz 50 %
2 12V 5-kHz 50 %
3 12V 10-kHz 50 %
e. Repeat the above steps (a-e) for the same duty cycle (k = 0.5) but for different switching
frequencies (5-kHz and 10-kHz) and fill Table 11.2.
Figure 11.6
g. For the frequency (f) = 10-kHz, draw the waveforms of applied PWM signal, gate-source
voltage (VGS) and output voltage (VO) on the graph paper given in Figure 11.7.
Figure 11.7
4 --- ---
5 VS High side floating supply return
10 HIN Logic Input for high side Gate driver output, in phase
11 SD Logic input for shutdown
12 LIN Logic Input for low side Gate driver output, in
14 --- ---