Professional Documents
Culture Documents
Tutorial Compendium
Power Elecrtonics
TSTE25
Linköping 2023
2
Part I
Exercises
3
Chapter 1
Power Basics and Circuit Theory
In the current waveforms in Fig. 1.1, if A = 10 and u = 20◦ , determine the total
RMS values by:
(a) inspection, observe the waveforms visually and order the waveforms based on
their RMS values.
5
6
Consider a linear regulated dc power supply (Fig. 1.2). The instantaneous input
voltage corresponds to the lowest waveform in Fig. 1.2, where Vd,min = 20 V and
Vd,max = 30 V. Approximate this waveform by a triangular wave consisting of two
linear segments between the above two values. Let Vo = 15 V and assume that the
output load is constant. Calculate the energy efficiency in this part of the power
supply due to losses in the transistor.
A 50Hz ac-voltage source Vs has a voltage of 230 Vrms and is feeding a load with
inductance and resistance of unknown values. The current i(t) is given by (1.3).
The angle is given with Vs as a reference, i.e., ∠Vs = 0.
π
i(t) = 14.14 · cos ωt − . (1.2)
6
The voltage v across a load and the current i into the positive-polarity terminal
are as follows (where ω1 and ω3 are not equal):
√ √ √
v(t) = Vd + 2V1 cos(ω1 t) + 2V1 sin(ω1 t) + 2V3 cos(ω3 t) [V]
√ √
i(t) = Id + 2I1 cos(ω1 t) + 2I3 cos(ω3 t − ϕ3 ) [A]
(a) The instantaneous power (s(t)) to the load and mark the active and reactive
power components.
(b) The average power to the load.
8
Chapter 2
Diode converters
Exercise 2.1
Draw the circuit diagram of a half-wave rectifier with a voltage source (vs ) that
has an inductance of Ls connected to a constant current load. Furthermore:
(a) Sketch the output voltage, diode current, and inductor voltage.
(b) Explain the commutation process and determine the commutation angle.
(c) Create a simple Simulink model. (This will not be asked for the exam but it can
be a good exercise to get started with Matlab/Simulink.)
Exercise 2.2
Draw the circuit diagram of a full-wave (full-bridge) rectifier with a voltage source
(vs ) that has an inductance of Ls connected to a constant current load. Further-
more:
(a) Sketch the output voltage, diode current, and inductor voltage.
(b) Explain the commutation process and determine the commutation angle.
(c) Create a simple Simulink model. (This will not be asked for the exam but it can
be a good exercise to get started with Matlab/Simulink.)
9
10
In the single-phase diode rectifier circuit shown in Fig. 2.1 with zero Ls and a
constant dc current Id = 10 A, calculate the average power supplied to the load:
13
14
In the half-bridge example with Ud = 30 V, answer the questions below. Fig. 4.1
shows switched voltage uv and its 50 Hz component uv1 , inductor current iv , and
load voltage uac .
(e) Estimate the active and reactive power on the load side. Consider the current
iv to be in phase with uac .
(f) Estimate the phase angle of the fundamental current with respect to the fun-
damental component of the switched converter side voltage, uv1 .
15
16
(a) What is the highest output voltage, Vo1,max that can be obtained for the given
input voltage range?
(b) To what values should ma be controlled to keep the output voltage at the
rated value, Vo1,nom obtained in (a) for the given input voltage range?
(c) The nameplate volt-ampere rating is specified as 2000 VA, i.e., Vo1,nom Io1,max
= 2000 VA, where io is assumed to be sinusoidal. Calculate the peak voltage
and current of the switches.
(a) What is the highest output voltage, Vo1,max that can be obtained for the given
input voltage range?
(b) The nameplate volt-ampere rating is specified as 2000 VA, i.e., Vo1,nom Io1,max
= 2000 VA, where io is assumed to be sinusoidal. Calculate the peak voltage
and current of the switches.
For a step-down converter shown in Fig. 5.1, the dVds /dt of a MOSFET during
turn-on is defined by Vd (assume Vds(on) =0) V and tf v . Assume Vd = 100 V,
tf v = 200 ns, the gate-drain capacitance (Cgd ) of 120 pF, and miller plateau voltage
(Vgp ) of 4 V, calculate the gate resistance (Rg ) for the gate drive with Vgg = 10 V,
which gives a dVds /dt as specified.
17
18
The MOSFET in Exercise 5.2 is mounted on a heat sink and the ambient temper-
ature Ta = 35◦ C. If the switching frequency (fs ) is 25 kHz, what is the maximum
allowable value of the case-to-ambient thermal resistance Rθca of the heat sink,
when maximum junction temperature Tj,max = 150◦ . Assume all other parame-
ters given in Exercise 5.2 remain the same except for the case temperature which
can change.
(a) Determine the MOSFET T1 on-state losses assuming an average duty cycle
of 50%.
(b) Calculate the MOSFET T1 case and junction temperature at 25◦ C ambient.
Neglect switching losses. Consider a MOSFET without a heatsink.
(c) Calculate the required thermal resistance (Rθca ) of the heatsink to keep the
case temperature below 80◦ C for losses according to (a). Neglect switching
losses.
(a) Determine the switching losses and total losses including on-state from 12-101.
Current and voltage rise/fall times are: tri = 38 ns, tf v = 690 ns, trv = 24 ns,
tf i = 32 ns.
(b) Calculate the MOSFET case and junction temperature at 25◦ C ambient con-
sidering the MOSFET has no heatsink.
19
(c) Calculate the required thermal resistance (Rθ ) of a heatsink to keep the case
temperature below 80◦ C for losses according to (a) and (b).
(d) What is the junction temperature in (c)? Consider thermal resistance junction-
case and case-sink.
• Vds
max
(Break down Vd s)= 150 V,
• Tj,max = 150◦ C,
• Rθja = 1 K/W,
• Rds(on) = 0.01 Ω,
• tri = tf i = 50 ns,
Is the MOSFET overstressed in this application and if so, how? Be specific and
quantitative in your answer.
(a) Construct graphically (or simulate) the output voltage and current, uv and iv .
Assume iv (0) = 0.
di uv − Uo
uL = L , ∆iv = ∆t.
dt L
(b) Determine the largest harmonic current component (Use the table of harmon-
ics in Uv . Table 6.1).
(c) Estimate the current ripple magnitude from the largest voltage harmonic.
Ûv − Ûo
Iˆv = h h
,
h hωL
where h is the harmonic order (harmonic number, 1 - fundamental, 2 - second
harmonic, mf - switching frequency).
21
22
(c) Estimate the THD of Uout based on the two dominating harmonic voltages.
Solutions
25
Answers for Chapter 1
Power Basics and Circuit Theory
(a) Due to half-wave symmetry, it is sufficient to calculate the RMS for one half-
27
28
cycle.
s Z π
1
Ie = A2 dωt
π 0
r
1
=A π
π
=A
= 10 A
(b) Due to half-wave symmetry, it is sufficient to calculate RMS for one half-cycle.
s Z u
1 π− 2 2
Ie = A dωt
π u2
r
1
=A (π − u)
π
r
u
=A 1−
π
s
20◦
= 10 1−
180◦
= 9.4 A
(c) Due to half-wave symmetry, it is sufficient to calculate RMS for one half-cycle.
v !
Z u2 2 Z π− u2
Aωt
u
u1 2
Ie = t 2 dωt + (A) dωt
π 0 u/2 u
2
v
u " # u2
3
u1 (ωt)
u
= At 2 2 + (π − u)
π 3 (u/2) 0
r
1 u
=A + (π − u)
π 3
s
20◦ 20◦
= 10 1+ −
540◦ 180◦
= 9.6 A
Vo = 15 V, Io = constnat.
29
The input voltage vin has the limits, Vd,min = 20 V and Vd,max = 30 V, and vin (t)
is shown in Fig. 1.2.
14.14 π
I = √ e− 6 j [A]
2
or as a complex number,
I = 8.66 − 5j [A]
S = Vs conj (I) ,
= 230 conj (8.66 − 5j) ,
= 230 (8.66 + 5j) ,
= 1991.6 + 1149.8j [VA]
P = Re (S) = 1991.6 W
R = Re (Z) = 19.92 Ω.
X = Im (Z) = 11.5 Ω.
31
X = 2πf L,
2πf L = Im (Z)
Im (Z)
=⇒ L = .
2πf
Assuming that f = 50 Hz, then
11.5
L= = 36.61 mH.
2π50
√ √ √
v(t) = Vd + 2V1 cos(ω1 t) + 2V1 sin(ω1 t) + 2V3 cos(ω3 t) [V]
√ √
i(t) = Id + 2I1 cos(ω1 t) + 2I3 cos(ω3 t − ϕ3 ) [A]
Rearranging
P = Vd Id + V1 I1 + V3 I3 cos (ϕ3 )
(b) The active (or real) power component is the DC component and the reactive
power is everything else.
Answers for Chapter 2
Diode converters
Exercise 2.1
The half-wave rectifier with an AC voltage source, Vs , and source inductance,
Ls , connected to a constant current load with current (Id ) with a is shown in
Figure 2.1(a).
(a) To sketch the waveforms, the equivalent circuits when the diode D1 is ’on’
and ’off’ are shown in Figures 2.1(b), (c) and (d). Figures 2.1(b) and (c) are
the equivalent circuits D1 is in conduction (tuned-on), and Figure 2.1(d) is
the equivalent circuit when D1 is not in conduction. Note that the diode D2
provides a path for the current to flow when D1 is not in conduction, this is
known as free-wheeling.
From Figure 2.1(b), it is clear that the output voltage vd = vs and the cur-
rent though the source, is = Id , and from Figure 2.1(d), vd = 0 V and the
current though the source, is = 0 A. However, due to Ls , is (t) cannot change
instantaneously (i.e., it will not have a square wave shape). The equivalent
circuit when D1 starts conduction is shown in Figure 2.1(c), id slowly starts
increasing towards Id , id2 starts decreasing towards 0 A and vd = 0 V since D2
is in conduction. At ωt = u, is = Id , and vd = vs as in Figure 2.1(b). The
waveforms are given in Figure 2.2.
(b) Commutation is the periodic reversal of the current direction.
To determine the commutation angle, we first apply Kirchhoff’s voltage law
to the is loop in Figure 2.1(c),
vs (t) = vL (t) + vd (t), =⇒ vs (t) = vL (t),
33
34
dis (t)
vL (t) = Ls . (2.1)
dt
dis (t)
v̂s sin (ωt) = Ls , =⇒ v̂s sin (ωt) dt = Ls dis (t),
dt
Z u Z Id
=⇒ v̂s sin (ωt) d(ωt) = ωLs dis (t), =⇒ v̂s sin (ωt) d(ωt) = ωLs dis ,
0 0
u
=⇒ −v̂s [cos(ωt)]0 = ωLs Id , =⇒ v̂s (1 − cos (u)) = ωLs Id
ωLs Id ωLs Id
i.e., cos (u) = 1 − (or) cos (u) = 1 − √ ,
v̂s 2Vs
where v̂s and Vs are the peak and RMS values of the input voltage (vs ).
Exercise 2.2
The full-wave (full-bridge) rectifier with an AC voltage source, Vs , and source
inductance, Ls , connected to a constant current load with current (Id ) with a is
shown in Figure 2.3(a).
(a) In Figure 2.3(a), during the positive half-cycle of the input voltage, vs , D1
and D2 are in conduction. Therefore, the output voltage, vd = vs .
During the negative half-cycle of the input voltage, vs , D3 and D4 are in
conduction. Therefore, the output voltage, vd = −vs .
Atr t = 0, due to Ls , the current, is , does not change instantaneously. is
slowly starts increasing towards Id and here vd = 0 V since D3 and D4 are
still in conduction (see Figure 2.3(b)). At ωt = u, is = Id , and vd = vs . The
vice-versa happens when D3 and D4 start to conduct at ωt = π.
The waveforms are given in Figure 2.4.
36
dis (t)
vL (t) = Ls . (2.3)
dt
Assuming a pure sinusoidal input voltage,
dis (t)
v̂s sin (ωt) = Ls , =⇒ v̂s sin (ωt) dt = Ls dis (t),
dt
Z u Z Id
=⇒ v̂s sin (ωt) d(ωt) = ωLs dis (t), =⇒ v̂s sin (ωt) d(ωt) = ωLs dis ,
0 −Id
u
=⇒ −v̂s [cos(ωt)]0 = 2ωLs Id , =⇒ v̂s (1 − cos (u)) = 2ωLs Id
2ωLs Id 2ωLs Id
i.e., cos (u) = 1 − (or) cos (u) = 1 − √ ,
v̂s 2Vs
where v̂s and Vs are the peak and RMS values of the input voltage (vs ).
37
(b) If vs is as shown in Fig- 2.5(b), and peak input voltage V̂s = 200 V, then
Z 2π
1 3 2
Vd = V̂s dωt = V̂s = 133.33 V.
π 0 3
(a) The average output voltage, Vd (vd (t) as shown in Fig- 2.6) is
1 π√
Z
Vs
Vd = 2Vs sin(ωt) dωt = 0.9 = 54 V.
π 0 2
38
Pd = Vd Id = 540 W.
2πf Ls Id
cos u = 1 − √ =⇒ u = 27.26◦ .
2Vs
0.9 2πf Ls
Vd = Vs − Id = 51 V.
2 2π
The average power is
Pd = Vd Id = 510 W.
(c) Fig. 2.7 shows the output voltage vd (t) considering vs (t) in problem 2.1.
The average output voltage with Ls = 0 mH (V̂s = 200 V see Problem 2.2(b))
is
Z 2π Z π
1 1 1
Vd0 = vd0 (ωt) dωt = V̂s dωt = V̂s = 66.67 V.
2π 0 2π 0 3
The region Au (in Fig. 2.7) is the product of the voltage drop across the
inductor (Ls = 5 mH) and u, i.e.,
Z u
Au = V̂s dωt = 2πf Ls Id = 18.85 V.
0
39
Pd = Vd Id = 636.7 W.
(a) Using (5-32) in the course book (Section 5-3-2), the commutation angle u is
2ωLs
cos u = 1 − √ Id =⇒ u = 17.14◦ .
2Vs
The average output voltage Vd , using (5-33) in the course book (Section 5-3-2)
is
2ωLs
Vd = 0.9Vs − Id = 105.6 V.
π
The average power Pd is
Pd = Vd Id = 1056 W.
Vd0 − Vd
∆Vd = × 100 = 2.22%.
Vd0
40
Answers for Chapter 3
DC-DC Step-down (Buck) and
Step-up (Boost) Converters
For a given load and output voltage, the likelihood that the inductor current will
fall to zero is increased by lowering the duty ratio and increasing the off time. The
duty ratio is lowest when Vd = 40 V.
The output current is
Po 5
Io = = = 1 textA.
Vo 5
The duty ratio D is
5
D= = 0.125.
40
For continuous conduction, from (7-5) in the course book (in Section 7-3-2),
D D
Io ≥ (Vd − Vo ) =⇒ L ≥ (Vd − Vo )
2fs L 2fs Io
0.125
L= (40 − 5) = 43.75 µH.
2 · 50000 · 1
41
42
General Comment
When calculating the ripple voltage across the filter capacitor, in practice, the
equivalent series resistance (ESR) of the capacitor causes a significant portion of
the overall ripple voltage. Therefore, The ESR must be included in the ripple
voltage calculations.
Assuming that the converter is in continuous conduction mode, then the duty ratio
D is
Vd 12
D =1− =1− = 0.5.
Vo 24
The boundary output current IoB , using (7-29) in the course book from Section
7-4-2, is
Vo 2 24
IoB = D (1 − D) = 2 · 0.5 · (1 − 0.5) = 0.5 A.
2fs L 2 · (20000) · 150 · 10−6
The converter is operating at the boundary of continuous conduction mode since
Io B = Io = 0.5 A.
The current through the diode (id ) at the boundary of continuous conduction
mode is shown in Fig. 3.1.
Figure 3.1: Step-down (buck) converter operation and schematic at the boundary
of continuous conduction mode.
The peak current through the diode (îd ) is the same as the peak current through
the inductor (îL ), i.e.,
Vd Vd 12 0.5
îd = îL = ton = DTs = −6
· = 2 A.
L L 150 · 10 20000
during the off period, id follows iL , and
did Vd − Vo 12 − 24
= = = −80000 A/s.
dt L 150 · 10−6
We know that,
did îd − Io îd − Io 2 − 0.5
− = . ∴, t1 = did
= = 18.75 µs.
dt t1 − dt 80000
The peak-to-peak output voltage ripple is
1
2 îd − Io t1 (2 − 0.5) · 18.75 · 10−6
1
∆Q
∆Vo = = = 2 = 29.92 mV.
C C 470 · 10−6
44
Note
The expression for ∆Vo given by (7-39) and (7-40) in the course book are valid
only if the minimum value of the inductor current is greater than or equal to the
average output current (i.e., iL(min) ≥ Io ) in the continuous condition mode of
operation (as shown in Fig. 7.17a in the course book.)
Answers for Chapter 4
DC-AC Inverters
From the figure, it is clear that the fundamental period, T1 = 0.02 s and there are
19 switching pulses in the fundamental period, i.e.,
fs
mf = = 19 =⇒ fs = mf f1 = 19 · 50 = 950 Hz.
f1
45
46
Around t = 0.005 s, the duty cycle (or duty ratio) of the pulses is almost 100%,
and during this time, the voltage across the inductor is
di ∆iv
vL = L , i.e., uv − ûv1 = L
dt Ts
uv − ûv1 15 − 13.5
=⇒ L = = = 0.8 mH ≈ 1 mH.
∆iv fs (9 − 7) · 950
Around t = 0.005 s, the output current reaches its peak and the average current
during the switching period is (9 + 7) /2, which is 8 A.
The peak fundamental voltage ûv1 is 13.5 V, and the pole-to-ground DC voltage
(Vd ) is 15 V. Therefore, ma is
ûv1 13.5
ma = = = 0.9.
Vd 15
(e) Estimate the active and reactive power on the load side. Consider
the current iv to be in phase with uac
From the figure, it is clear that iv and uac are in phase. Therefore, the power
factor cos ϕ = 1, and the active (Pac ) and reactive (Qac ) powers are
From the figure, the time delay between iv , and uv is about 0.004 s. The phase
angle ϕv is
(a) Using (8-7) from the course book, the output voltage rating is defined by
the minimum value of the dc pole-to-pole voltage (Vdmin ) and the maximum
modulation index mmax
a , i.e.,
Vdmin max 295
Vo1,rms = √ ma = √ · 1 = 104 V.
2 2 2· 2
(a) Using (8-19) from the course book, the output voltage rating is defined by
the minimum value of the dc pole-to-pole voltage (Vdmin ) and the maximum
modulation index mmax
a , i.e.,
Vdmin max 295
Vo1,rms = √ ma = √ · 1 = 208.6 V.
2 2· 2
√
The peak output current (Iˆo1 = 2Io1,rms ) is 13.6 A.
Peak voltage of the switch, VT = Vdmax = 325 V.
Peak current of the switch, IT = Iˆo1 = 13.6 A.
(c) The output voltage of the full-bridge inverter is twice that of the half-bridge.
However, the current rating of the switches and the output current is half.
Answers for Chapter 5
MOSFET Switching, Losses and
Thermal Modeling
To determine the gate resistor which gives the turn-on dV /dt according to the
given data, the dynamics of the MOSFET during turn-on are modeled as shown
in Fig. 5.1(a). In the figure, the drain current (Id ) is a function of gate-source
voltage (Vgs ), and since Vgs is constant, Id is also constant. During turn-on, the
dV /dt between of the drain-source voltage will discharge the gate-drain capacitance
Cgd giving a current defined as
dVd 100
Igd = Cgd = 120 · 10−12 · = 60 mA.
dt 200 · 10−9
Specifically related to the Miller plateau where the gate-source voltage is constant
during the collapse of the drain voltage, all current from the gate of the MOSFET
will go through the gate-drain capacitance according to Fig. 5.1(b).
49
50
Consequently, the gate current is defined by the gate-drain capacitance and the
dV /dt, i.e.,
Ig = Igd
Related to the gate drive the following equation applies to the gate current when
the gate-source voltage is defined by the Miller plateau voltage, Vgp ,
Vgg − Vgp 10 − 4
Vgg = Ig Rg + Vgp , =⇒ Rg = = = 100 Ω.
Ig 60 · 10−3
l
Pmos l
= Pmos(c) l
+ Pmos(s) = 50 + 10−3 fs
l
− 50 · 103 = (100 − 50) · 103 = 50 kHz
=⇒ fs = Pmos
l
Pmos l
= Pmos(c) l
+ Pmos(s) = 50 + 10−3 fs = 50 + 10−3 · 25 · 103 = 75 W.
(a) The on-state loss of the MOSFET IRF540 is given by its drain current and the
drain-source on-state resistance, Rds(on) , of 0.077 Ω, given in the datasheet.
The full-bridge inverter has an RMS load current of 17 A. Considering an
51
average duty cycle of the MOSFET as 50%, i.e., D = 0.5, given an RMS
MOSFET current Id ,
s
1 DTs 2
Z √ √
Id = Io dt = Io D = 17 · 0.5 = 12 A.
T 0
(a) The on-state loss of the MOSFET IRF540 is given by its drain current and the
drain-source on-state resistance, Rds(on) , of 0.077 Ω, given in the datasheet.
The full-bridge inverter has an RMS load current of 17 A. Considering an
average duty cycle of the MOSFET as 50%, i.e., D = 0.5, given an RMS
MOSFET current Id ,
s
1 DTs 2
Z √ √
Id = Io dt = Io D = 17 · 0.5 = 12 A.
T 0
Practically, the junction and case have the same temperature under these
conditions.
(c) The MOSFET will be mounted on a heatsink that has a thermal resistance to
ambient Rθsa . The interface between the MOSFET and the heatsink gives a
thermal resistance Rθcs = 0.50 K/W as defined in the datasheet. Assuming the
same power dissipation is calculated in (a), the case-to-ambient temperature
rise, Tc − Ta , is
l
Tc − Ta = (Rθcs + Rθsa ) Pmos
Tc − Ta 80 − 25
=⇒ Rθsa = l
− Rθcs = − 0.5 = 3 K/W.
Pmos 15.6
To ensure the temperature is below 80◦ C, a heatsink with thermal resistance
3 K/W is required.
(d) The junction temperature is defined by the temperature rise related to the
junction-to-case interface with Rθjc
l
Tj − Tc = Rθjc Pmos l
=⇒ Tj = Tc + Rθjc Pmos = 80 + 1 · 15.6 = 103.4◦ C.
Overvoltage
During the turn-off transient, specifically, during the fall of drain current Id there
is a voltage drop across the inductor (see Fig. 5.2), i.e.,
did did
Vd = Lp + Vdi + Vdst-off =⇒ Vdst-off = Vd − Vdi − Lp .
dt dt
0 − Io 0 − 100
Vdst-off = Vd − Vdi − Lp = 100 − 0 − 100 · 10−9 ·
tf i 50 · 10−9
= 300 V > 150 V (Vds
max
).
The maximum power losses to ensure that the junction temperature, Tjmax =
150◦ C is given by the relation
Tj − Ta 150 − 50
l(max)
Pmos Rθja = Tj − Ta . l(max)
=⇒ Pmos = = = 100 W.
Rθja 1
54
Figure 5.2: Step-down converter with stray inductance and the transistor turn-off
transient.
1
l
Pmos(c) = DIo2 Rds(on) = 1̇002 · 0.01 = 50 W.
2
The MOSFET switching loss (Pmos(s)
l
) considering a switching frequency, fs , and
the current and voltage rise and fall times, tri , tf v , trv , and tf i , is
l 1
Pmos(s) = Vd Io,av fs (tri + tf v + trv + tf i )
2
1
= · 100 · 100 · 30 · 103 · (50 + 200 + 50 + 200) · 10−9 = 75 W.
2
The total MOSFET loss, Pmos
l
, is
l
Pmos l
= Pmos(c) l
+ Pmos(s) = 50 + 75 = 125 W > 100 W (Pmos
l(max)
).
(a) The waveforms are shown in Fig. 6.2, where the PWM voltage reference is
shown as a signal that is sampled at the peaks of the triangular wave. The
sampled voltage reference is then compared with the triangular wave to define
the switchings.
(b) To determine the largest current harmonic, we start from the harmonics in
Uv . From Table 8-1 (or Table 6.1 in the compendium) in the course book we
find at ma = 0.8,
Ûv
h
Ud
= 0.818,
2
55
56
at h = mf . Consecutively,
Ûv = 1 · 0.818 = 0.818 V.
mf
(c) The harmonic current is calculated based on the harmonic voltage across the
inductor. The harmonic voltage on the Uac side is zero, giving
Ûv − Ûac
mf mf 0.818 − 0
Iˆv = = = 0.26 A,
mf ωLmf 2 · π · 50 · 2 · 10−3 · 5
at 250 Hz.
(a) The output voltage uv will switch between +Ud and −Ud (±2 V). The fun-
damental frequency component (50 Hz) will have a magnitude defined by the
PWM reference.
Ûv1 = ma Ud = 1.6 V,
we know that,
uv1 (t) = Ûv1 sin (ωt)
Uv1 = 1.13 V.
1
Uac1 = √ = 0.707 V.
2
The current, iv , is defined by the voltage across L, where the fundamental
component is calculated using complex RMS quantities:
Uv1 − Uac1 1.13 − 0.707
Iv1 = = = 0.67 A.
2πf L 2π · 50 · 2 · 10−3
(b) The largest harmonic components of the current is calculated based on the
harmonic voltage in uv .
For bipolar Switching, consider the same harmonics as for the half-bridge
but twice the amplitude. From Table 8-1 in the course book, at ma = 0.8,
Ûv
h
Ud
= 0.818|at h=mf .
2
i.e., Ûv = 2 · 0.818 = 1.64 V.
mf
The harmonic current is calculated based on the harmonic voltages across the
inductor. The harmonic voltage on the Uac side is zero, giving:
Ûv − Ûac
mf mf 1.64 − 0
Iˆv = = = 0.52 A.
mf 2πmf f L 2 · π · 5 · 50 · 2 · 10−3
For unipolar switching the mf component will be canceled and the next
large component is 2mf ± 1. From Table 8-1 in the course book, at ma = 0.8,
Ûv
h
Ud
= 0.314|at h=2mf ±1 .
2
58
The harmonic current is calculated based on the harmonic voltages across the
inductor. The frequency considered here is (2mf − 1) f because the inductive
reactance is low at low frequencies and thereby resulting higher current at
(2mf − 1) f than (2mf + 1) f . The harmonic voltage on the Uac side is zero,
giving:
Ûv − Ûac
2mf −1 2mf −1 0.628 − 0
Iˆv = =
2mf −1 2π (2mf − 1) f L 2 · π · (2 · 5 − 1) · 50 · 2 · 10−3
= 0.11 A.
Ud 15
Uv1 = ma √ = 0.8 · √ = 8.5 V.
2 2
The fundamental peak voltage of Uout is defined by the voltage drop across
the load resistor R.
R 10
Uout1 = Uv1 = 8.5 ·
|R + R1 + j2πf1 L| |10 + 0.35 + j2π · 50 · 2 · 10−3 |
= 8.1 V.
(b) To determine the two largest output voltage harmonics, we start from the
harmonics in Uv . For unipolar switching the mf component will be canceled
59
and the next large component is 2mf ± 1. From Table 8-1 in the course book
(or Table 6.1 in the compendium), at ma = 0.8,
Ûv
h
Ud
= 0.314|at h=2mf ±1 .
2
i.e., Ûv = 15 · 0.314 = 4.71 V.
2mf ±1
The harmonics in the output voltage are defined by the same impedance rela-
tion as in (a), i.e.,
R
(Uout )h = (Uv )h
|R + R1 + j2πhf1 L|
R
(Uout )2mf −1 = (Uv )2mf −1
|R + R1 + j2π (2mf − 1) f1 L|
10
= 4.71 · = 0.47 V.
|10 + 0.35 + j2 · π · (2 · 19 − 1) · 150 · 2 · 10−3 |
R
(Uout )2mf +1 = (Uv )2mf −1
|R + R1 + j2π (2mf − 1) f1 L|
10
= 4.71 · = 0.45 V.
|10 + 0.35 + j2 · π · (2 · 19 + 1) · 150 · 2 · 10−3 |
(c) Based on the two largest harmonics, the total harmonic distortion (THD) is
√
qP
∞ 2
h=2 (Uout )h 0.472 + 0.452
T HD = = √ = 5.7%.
(Uout )1 8.1 2