You are on page 1of 6

20ECP-156: DIGITAL ELECTRONICS LAB

WORKSHEET
EXPERIMENT NO. 1
Branch:
Student Name:
Section/Group:
UID:
Subject: Digital electronics lab
Date of Performance:

Aim:-
Validate truth table for:
 NAND gates HD74LS00
 NOR gates HD74LS02
 NOT gates HD74LS04
 AND gates HD74LS08
 OR gates HD74LS32
 XOR gates HD74LS86

Task to be done:-
Validation of truth tables of logic gates [ NAND (7400), NOR (7402), NOT
(7404), AND (7408), OR (7432), and XOR (7486) ]

Requirements:-
Hardware: Breadboard, IC for NAND, NOR, NOT, AND, OR and XOR Gate,
balance resistor, pulldown resistors, connecting wires, power supply,
multimeter, switches, LED.
Software: Tinkercad
20ECP-156: DIGITAL ELECTRONICS LAB
WORKSHEET
Circuit diagram/ Block diagram:-
20ECP-156: DIGITAL ELECTRONICS LAB
WORKSHEET

Simulation Results:-
20ECP-156: DIGITAL ELECTRONICS LAB
WORKSHEET
NAND GATE (HD74LS00):
A B Q

0 0 1

1 0 1

0 1 1

1 1 0

NOR GATE (HD74LS02):

A B Q

NOT GATE (HD74LS04): 0 0 1

A Q 1 0 0

AND GATE (HD74LS08): 0 1 0

A B Q 1 0 1 1 0

0 0 0
0 1
1 0 0

0 1 0

1 1 1
20ECP-156: DIGITAL ELECTRONICS LAB
WORKSHEET

OR GATE (HD74LS32):

A B Q

0 0 0

1 0 1

0 1 1

1 1 1

XOR GATE (HD74LS86): A B Q

0 0 0
Concept used:- 1 0 1

0 1 1

1 1 0
20ECP-156: DIGITAL ELECTRONICS LAB
WORKSHEET
Gates are blocks of hardware that produce signals of binary 1 or 0 when input
logic requirement are satisfied. A variety of logic gates are commonly used in
digital computer system. Each gate has a distinct graphic symbol and its
operation can be described by means of an algebraic expression. The input-
output relationship of the binary variables for each gate can be represented in
tabular form by a truth table. 
Result:-
The truth tables of logic gates NAND, NOR, AND, NOT, OR, XOR was verified on
circuits over a breadboard.

Learning/ observation
(Observations made during the experiment and learnings for future reference)
Troubleshooting
(Problems encountered and how did you solved those)

You might also like