A

Technical Seminar

On

The Tiger SHARC Processor

(Submitted in partial fulfilment of the requirements for the award of Degree)

BACHELOR OF TECHNOLOGY

IN

INFORMATION TECHNOLOGY

by

B Ankith Reddy
187R1A1207

DEPARTMENT OF INFORMATION TECHNOLOGY

CMR TECHNICAL CAMPUS
UGC-AUTONOMOUS,
(Accredited by NAAC, NBA, Permanently Affiliated to JNTUH, Approved by AICTE, New Delhi)
Recognized Under Section 2(f) & 12(B) of the UGCAct.1956,
Kandlakoya (V),Medchal Road, Hyderabad-501401.
2018-2022
 ABSTRACT

In the past three years several multiple data path and pipelined digital signal
processors have been introduced into the marketplace. This new generation of
DSP's takes advantage of higher levels of integrations than were available for
their predecessors. The Tiger SHARC processor is the newest and most power
member of this family which incorporates many mechanisms like SIMD, VLIW
and short vector memory access in a single processor. This is the first time that
all these techniques have been combined in a real time processor. The Tiger
SHARC DSP is an ultra high-performance static superscalar architecture that is
optimized for tele-communications infrastructure and other computationally
demanding applications. This unique architecture combines elements of RISC,
VLIW, and standard DSP processors to provide native support for 8, 16, and 32-
bit fixed, as well as floating-point data types on a single chip. The word "SHARC"
implies Super Harvard ARChitecture. The SHARC architecture has been improved
greatly and the most powerful DSP today known has been implemented by
Analog Devices and due to the high performance it yields it is called "Tiger"
SHARC. The Tiger SHARC DSP provides leading edge system performance
while keeping the highest possible flexibility in software and hardware
development - flexibility without compromise. This concept will allow wireless
infrastructure manufacturers to continue adapting to the evolving 3G standards
while deploying a highly optimized and effective Node B solution that will
realize significant overall cost savings .For general purpose multiprocessing
applications, Tiger SHARC DSP's balanced architecture optimizes system, cost,
power and density.