Professional Documents
Culture Documents
CEP Design and Develop a solution for Complex Engineering Problem / Scenario / Task
PERFROMANCE PARAMETERS
Excellent Average Poor Marks
CLO’s Aspects of Assessments
(75-100%) (50-75%) (<50%) Obtained
Student lacks clear
Complete understanding of Understand logics(s)
CLO1 understanding of logic
the concepts / actively concepts / participates less
fundamentals/ Unable to
PLO1 Understanding participate during lecture in class / readconditioning
read and interpret signal
05% /read &interpret signal circuits but unable to
conditioning circuit
Conditioning Circuits. interpret accurately.
completely.
CLO2 Partially identifies the Lack of identification of
Completely identifies the
problem in question and the problem, needing
PLO4 problem in question through
Problem Analysis with academic support more than par support to
10% efficient analysis/produces
produces the required analyze the problem and
near to exact results
results. production of results.
Solution was complete but
A complete solution / Explain Solution was complete but
CLO3 did not work, needed
necessary theories according need minor
several modifications / did
PLO3 Design and Development to task description with great modifications/student could
not make correct use of
10% use of time and resource have followed specification
resource material or
material. more closely.
instructions.
Implement the interfacing Does not know how to
CLO4 Successfully implement the
logicwith less control interface a sensor and
interfacing logicto control all
PLO5 Tools Utilization
input / output elements
ofinput / output elements signal conditioning circuit
10% through the Graphical through the Graphical
through Graphical program.
program. program using Arduino.
Very little, if any,
CLO5 Proactively work with other Worked well with team but contributions to group and
PLO9 Team Work team members to complete did not offer much positive less contribution in
05% assigned tasks. feedback. completion of overall lab
tasks.
Total Marks: 40
DESIGNING A MULTI-STAGE AMPLIFIER
GROUP MEMEBERS:
MUQEEMA SARWAR 10574
AIMEN MUSTAQIM 10967 2: INTRODUCTION
MULTI STAGE AMPLIFIER is formed
SABEEN JAMAL 10953
by connecting several amplifiers in
YUMNA SHAKIR 11086 cascaded arrangement such that
output of one amplifier becomes the
input of other whose output becomes
1: ABSTRACT input of next and so on.
Designing A multi stage amplifier Each amplifier in this configuration is
using Multisim, we use this known as stage. The multistage
Multistage amplifier to boost very amplifier is constructed with the
weak signals to usable levels, series connection of more than one
Amplifying the signal in stages also BJTS OR MOSFET’S in a single
helps to minimize distortion. casing the output of one amplifier is
Multistage amplifiers are highly used input for others. As we have the
required in magnifying small signal basic transistor amplifier
configurations to use as building
DESIGNING A MULTI-STAGE AMPLIFIER
Capacitors
4: BLOCK DAIGRAM:
BJT (bipolar junction
transistor)
DESIGNING A MULTI-STAGE AMPLIFIER
7: SIMULATION CIRCUIT
DESIGNING A MULTI-STAGE AMPLIFIER
8: SIMULATION RESULTS
GRAPH ON OSCILLOSCOPE:
DC VALUES:
DESIGNING A MULTI-STAGE AMPLIFIER
AC SWEEP:
DC SWEEP:
CALCULATIONS:
DESIGNING A MULTI-STAGE AMPLIFIER
DESIGNING A MULTI-STAGE AMPLIFIER
DESIGNING A MULTI-STAGE AMPLIFIER
DESIGNING A MULTI-STAGE AMPLIFIER
DESIGNING A MULTI-STAGE AMPLIFIER
DESIGNING A MULTI-STAGE AMPLIFIER
DESIGNING A MULTI-STAGE AMPLIFIER
END