Scribd Logo
Upload

Welcome to Scribd!

  • Assignment n3 1

    Uploaded by

    Jasser Chtourou
    4 views3 pages
    This document contains an electronics assignment with 5 exercises involving completing timing diagrams for various flip-flop circuits like RS, D, and JK flip-flops activated on different clock edges. It provides blank timing diagram templates and asks the student to fill them in based on the given flip-flop types and their control signal values. The final exercise shows 3 flip-flop circuit diagrams and asks the student to plot the output timing diagrams and notice anything about them.

    Original Description:

    Original Title

    Assignment-n3-1

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains an electronics assignment with 5 exercises involving completing timing diagrams for various flip-flop circuits like RS, D, and JK flip-flops activated on different clock edges. It provides blank timing diagram templates and asks the student to fill them in based on the given flip-flop types and their control signal values. The final exercise shows 3 flip-flop circuit diagrams and asks the student to plot the output timing diagrams and notice anything about them.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    4 views3 pages

    Assignment n3 1

    Uploaded by

    Jasser Chtourou
    This document contains an electronics assignment with 5 exercises involving completing timing diagrams for various flip-flop circuits like RS, D, and JK flip-flops activated on different clock edges. It provides blank timing diagram templates and asks the student to fill them in based on the given flip-flop types and their control signal values. The final exercise shows 3 flip-flop circuit diagrams and asks the student to plot the output timing diagrams and notice anything about them.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 3

    Module : Electronics Mersani Ameni

    Classes : 3B/1A
    Assignment n°3
    University Year : 2022-2023
    Version 2.0

    Exercise n°1:

    Complete the timing diagram below knowing that QRS is the output of an asynchronous RS
    flip-flop and that QRSH is that of a synchronous RS flip-flop active on rising edge.

    Exercise n°2 :

    Complete the timing diagram below knowing that QVERR is the output of a D flip-flop active
    on low level and that QFRNT is that of a D flip-flop active on rising edge.
    Exercise n°3:

    Complete the timing diagram below knowing that Q↗ is the output of a JK flip-flop active on
    a rising edge and that Q↘ is that of a JK flip-flop active on a falling edge.

    Exercise n°4:

    Complete the following timing diagram using rising edge JK flip-flops.


    Exercise n°5:

    Figure 5.1 : T flip-flop with T ← 1 ̅


    Figure 5.2 : D flip flop with D ← Q Figure 5.3 : JK flip flop with J ← 1 et K ← 1

    Plot the Q output timing diagram for the following three circuits. What do you notice?

    You might also like