Combinational

Logic

Compile By Abrham Y. 1
• In combinational the output depends only
on the conditions of the latest inputs

Compile By Abrham Y. 2
 Multiplexers & Demultiplexers

Multiplexers
• A multiplexer is a combinational digital logic
switching device that has multiple inputs and one
output. In addition to the input and output lines, the
multiplexer has data select lines through which the
data passed from an input line to the output line is
determined [1] as shown below

Compile By Abrham Y. 3
• A multiplexer has
– 2n data input
– n Controls input(selector)
– 1 output
Symbol Representation of Multiplexer

Compile By Abrham Y. 4
Compile By Abrham Y. 5
• Based on the number of input data lines, we can
determine the number of the select data lines since it
is always a power of 2. For example if we have 4
input lines we will need 2 data select lines to control
it since 22 = 4 . Similarly, if we have 16 input lines
we will need 4 data select lines since 24 = 16 , and so
on [1].

Compile By Abrham Y. 6
 2 by 1 MUX

• Symbol representation 2 by 1 mux

• Boolean representation 2 by 1 mux
• True table representation 2 by 1 mux
• Logical gate representation 2 by 1 mux

Compile By Abrham Y. 7
 4 by 2 MUX

• Symbol representation 4 by 2 mux

• Boolean representation 4 by 2 mux
• True table representation 4 by 2 mux
• Logical gate representation 4 by 2 mux

Compile By Abrham Y. 8
 8 by 3 MUX

• Symbol representation 8 by 3 mux

• Boolean representation 8 by 3 mux
• True table representation 8 by 3 mux
• Logical gate representation 8 by 3 mux

Compile By Abrham Y. 9
 Exercise:

Design an 8-to-1 multiplexer using

4-to-1 and 2-to-1 multiplexers only

Compile By Abrham Y. 10
 Exercise:

Design a 16-to-1 multiplexer using

4-to-1 multiplexers only.

Compile By Abrham Y. 11
 Demultiplexers

• A demultiplexer is a combinational digital logic

switching device that has a single input line and
multiple outputs. In addition to the input and
output lines, the demultiplexer has data select
lines through which the data passed from the
input line to an output line is determined [2] as
shown below:
Compile By Abrham Y. 12
Compile By Abrham Y. 13
• A demultiplexer is a combinational logic
circuit that receive the information on a
single input and transmits the same
information over one of 2n possible output
line
• Demultiplexer also called data distributors ,
since they transmit the same data which is
received at the input to different destination

Compile By Abrham Y. 14
• Based on the number of output data lines, we
can determine the number of select data lines
since it is always a power of 2. For example if
we have 4 output lines we will need 2 data
select lines to control it since 22 = 4. Similarly,
if we have 16 output lines we will need 4 data
select lines since 24 = 16, and so on [2].
Compile By Abrham Y. 15
 Application Demultiplexer

• ALU- arithmetic logical unit

– In ALU circuit , the out put of ALU can be
stored in multiple registers or storage unit with
the help of demultiplexer
– The output ALU is fed as the data input to the
demultiplexer each output . Each output of
demultiplexer is connected to multiple registers
which can stored in the register

Compile By Abrham Y. 16
 1 TO 2 DEMULTIPLEXER

• Symbol representation 1 by 2 DEmux

• Boolean representation 1 by 2 DEmux
• True table representation 1 by 2 DEmux
• Logical gate representation 1 by 2 DEmux

Compile By Abrham Y. 17
• IN 1 to 2 demultiplexer the input is routed
to y0 and y1 depends on the value of select
input s
• In the table output y1 is active when the
combination of select line and input line are
active

Compile By Abrham Y. 18
 2 TO 4 DEMULTIPLEXER

• Symbol representation 2 by 4 DEmux

• Boolean representation 2 by 4 DEmux
• True table representation 2 by 4 DEmux
• Logical gate representation 2 by 4 DEmux

Compile By Abrham Y. 19
1-to-8 DEMUX using Two
1-to- 4 Demultiplexers

Compile By Abrham Y. 20
• When the application requires a large demultiplexer with
more number of output pins, then we cannot implement by a
single integrated circuit. In case if more than 16 output pins
are needed, then two or more demultiplexer ICs are cascaded
to fulfill the requirement.
• For example, if the application needs 32 output lines from a
DEMUX, then we cascade two 1:16 demultiplexers or three
1:8 demultiplexers. Therefore, by cascading the two or more
demultiplexers, a large demultiplexer can be implemented.
• Consider the case that a 1-to-8 demultiplexer can be
implemented by using two 1-to-4 demultiplexers with a
proper cascading
Compile By Abrham Y. 21
Decoders and Encoders

Compile By Abrham Y. 22
 Decoders

 A decoder has
 N inputs
 2N outputs
 Decoder is the line decoder which takes an n-
digit binary number and decode in to 2N
 A decoder selects one of 2N outputs by
decoding the binary value on the N inputs.
 The decoder generates all of the minterms of
the N input variables.
 Exactly one output
Compile will
By Abrham Y. be active for each23
Decoder
• It is used to convert the data from one form
to another form
• These are frequently used in communication
system like telecommunication , networking
and transfer the data from one end to the
other end

Compile By Abrham Y. 24
 2 by 4 Decoder

• Symbol
• True table
• Logical circuit

Compile By Abrham Y. 25
 Decoders
W = A'.B'
Out W
0
B I X X = A.B'
0 Out
1
A I Out Y
1
Y = A'.B
2
Out Z
msb
3 Z = A.B

Active-high outputs

A B W X Y Z
0 0 1 0 0 0
0 1 0 1 0 0
1 0 0 0 1 0
1 1 0 0 0 1

Compile By Abrham Y. 26
 Decoders
W = (A'.B')'
Out W
0
B I X X = (A.B')'
0 Out
1
A I Out Y
1
Y = (A'.B)'
2
Out Z
msb
3 Z = (A.B)'

Active-low outputs

A B W X Y Z
0 0 0 1 1 1
0 1 1 0 1 1
1 0 1 1 0 1
1 1 1 1 1 0

Compile By Abrham Y. 27
 3 by 8 decoder

• Symbol representation
• True table
• Logical circuit

Compile By Abrham Y. 28
 Decoders
msb

Compile By Abrham Y. 29
 Decoder with Enable

Out W
B I 0
0 X
high-level Out
enable A I 1
1 Out Y
2
Out Z
Enable En 3

En A B W X Y Z
1 0 0 1 0 0 0
enabled 1 0 1 0 1 0 0
1 1 0 0 0 1 0
1 1 1 0 0 0 1
disabled
0 x x 0 0 0 0

Compile By Abrham Y. 30
 Decoder with Enable

Out W
B I 0
0 X
low-level Out
enable A I 1
1 Out Y
2
Out Z
Enable En 3

En A B W X Y Z
0 0 0 1 0 0 0
enabled 0 0 1 0 1 0 0
0 1 0 0 0 1 0
0 1 1 0 0 0 1
disabled
1 x x 0 0 0 0

Compile By Abrham Y. 31
 Decoders

Exercise:

Design a 4-to-16 decoder using

2-to-4 decoders only.

Compile By Abrham Y. 32
 Encoders

Compile By Abrham Y. 33
 Encoders
 An encoder has
 2N inputs
 N outputs
 An encoder outputs the binary value of the selected (or
active) input.
 An encoder performs the inverse operation of a decoder.
 Issues
 What if more than one input is active?
 What if no inputs are active?

Compile By Abrham Y. 34
 Encoders
D I
0

C I Out Z
1 0
Out Y
B I 1
2

A I
3

A B C D Y Z
0 0 0 1 0 0
0 0 1 0 0 1
0 1 0 0 1 0
1 0 0 0 1 1

Compile By Abrham Y. 35
Assignment
• Explain and list 5 application of
multiplexer.
• Explain and list 5 application of
demultiplexer
• Explain and list 5 application of encoder
• Explain and list 5 application of decoder
Compile By Abrham Y. 36