Professional Documents
Culture Documents
Latch
Types of Flip-Flop?
SR Flip Flop
JK Flip Flop
D Flip Flop
T Flip Flop
SR Flip Flop
Working
Set (S) Input: When the "S" input is asserted (high), it
sets the flip-flop to the "set" state. This means that
the "Q" output goes to logic level 1, while the "Q̄ "
output goes to logic level 0. This state is maintained
as long as the "S" input remains asserted, even if the
input changes.
Reset (R) Input: When the "R" input is asserted (high),
it resets the flip-flop to the "reset" state. This means
that the "Q" output goes to logic level 0, while the
"Q̄ " output goes to logic level 1. This state is
maintained as long as the "R" input remains asserted,
even if the input changes.
Forbidden State: If both the "S" and "R" inputs are
asserted at the same time (i.e., "S" and "R" are both
high), it results in a forbidden state, and the outputs
"Q" and "Q̄ " become unpredictable. This state should
be avoided in practical designs.
Asynchronous Operation: SR flip-flops are
asynchronous, which means that their outputs can
change as soon as the inputs change, without the
need for a clock signal. This can make them more
susceptible to glitches and can cause race conditions
if not properly designed.
Circuit Diagram
Truth Table
JK Flip Flop
Working
Set (J) Input: When the "J" input is asserted (high) while the
clock input is transitioning from low to high (a rising edge), it
sets the flip-flop to the "set" state if the "K" input is not asserted
(low). This means that the "Q" output goes to logic level 1, while
the "Q̄ " output goes to logic level 0. If the "K" input is also
asserted (high), the output state remains unchanged.
Reset (K) Input: When the "K" input is asserted (high) while the
clock input is transitioning from low to high (a rising edge), it
resets the flip-flop to the "reset" state if the "J" input is not
asserted (low). This means that the "Q" output goes to logic
level 0, while the "Q̄ " output goes to logic level 1. If the "J" input
is also asserted (high), the output state remains unchanged.
Toggle Operation: If both the "J" and "K" inputs are asserted
(high) while the clock input is transitioning from low to high (a
rising edge), the JK flip-flop toggles its output state. This means
that if "Q" was at logic level 1, it will go to logic level 0, and vice
versa. This provides the JK flip-flop with a toggle or "flip-flop"
behavior, which can be useful in various applications.
Asynchronous and Synchronous Operation: JK flip-flops can
operate both asynchronously and synchronously.
Asynchronously means that the outputs can change as soon as
the inputs change, without waiting for a clock signal.
Synchronously means that the outputs change only when a
clock signal is applied and the clock input transitions from low to
high (rising edge) or high to low (falling edge). The clock input
determines when the inputs "J" and "K" are sampled and when
the outputs "Q" and "Q̄ " are updated, allowing for synchronous
operation and data synchronization.
Circuit Diagram
Truth Table
D Flip Flop
Working
Data (D) Input: The state of the flip-flop is determined by
the "D" input. When the "D" input is asserted (high) while
the clock input is transitioning from low to high (a rising
edge) or from high to low (a falling edge), the flip-flop's
output state is updated to match the state of the "D" input.
This means that the "Q" output will follow the state of the
"D" input. If the "D" input is not asserted (low), the output
state remains unchanged.
Clock (CLK) Input: The "CLK" input is a clock signal that
determines when the flip-flop responds to changes in the
"D" input. The flip-flop only updates its output state when a
transition occurs on the clock input, either from low to high
(a rising edge) or from high to low (a falling edge),
depending on the specific implementation of the D flip-flop.
This allows for synchronous operation, where the output
state changes only at specific points in time determined by
the clock signal.
Asynchronous and Synchronous Operation: D flip-flops can
operate both asynchronously and synchronously.
Asynchronously means that the output can change as soon
as the input changes, without waiting for a clock signal.
Synchronously means that the output changes only when a
clock signal is applied and the clock input transitions from
low to high (rising edge) or high to low (falling edge). The
clock input determines when the input "D" is sampled and
when the output "Q" is updated, allowing for synchronous
operation and data synchronization.
Circuit Diagram
Truth Table
T Flip Flop
Working
When T=0 and the clock input changes from
low to high (rising edge), the output Q
remains unchanged, and Q' remains
unchanged as well.
When T=1 and the clock input changes from
low to high (rising edge), the output Q
toggles (changes its state), and Q' toggles as
well.
In other words, when a T flip-flop is
triggered by a rising edge of the clock signal
and T=1, its output toggles. This makes the
T flip-flop useful in various applications
such as counters, frequency dividers, and
frequency synthesizers.
Circuit Diagram
Truth Table
Applications
Memory elements: Flip-flops are used to store digital
information as bits in digital memory elements. They
can be used as registers or latches to store data in
digital systems, such as in computer memory, cache
memory, or register files.
Conclusion
Rion Sutradhar
Pratibh Sinha
Rajdeep Haldar
Ritambhar Das