EDULABS DIDACTIC

LOGIC LAB TRAINER

LLT-900

EXPERIMENTS MANUAL
LLT-900 Experiments Manual

TABLE CONTENT

SECTION TITLE PAGE

CHAPTER 1 BASIC PRACTICE OF THE TTL LOGIC 2
EXPERIMENT 1 NOT GATE EXPERIMENT 2
EXPERIMENT 2 AND GATE EXPERIMENT 3
EXPERIMENT 3 OR GATE EXPERIMENT 5
EXPERIMENT 4 NAND GATE EXPERIMENT 6
EXPERIMENT 5 NOR GATE EXPERIMENT 8
EXPERIMENT 6 EXCLUSIVE OR GATE EXPERIMENT 9
EXPERIMENT 7 OPEN COLLECTOR GATE EXPERIMENT 10
CHAPTER 2 BASIC PRACTICE OF THE CMOS LOGIC 17
EXPERIMENT 1 TTL AND COMS INTERFACE PRACTICE USE THE SAME POWER SUPPLY 17
TTL AND COMS INTERFACE OPERATE UNDER DIFFERENT POWER
EXPERIMENT 2 18
SUPPLY
EXPERIMENT 3 CMOS GATE PRACTICE 19
EXP3 - Part A Pull up NOT GATE to NOR GATE operation practice. 19
EXP3 - Part B Pull down NOT GATE to NAND GATE 20
EXPERIMENT 4 HALF ADDER 22
EXPERIMENT 5 COMPARATOR 23
EXPERIMENT 6 R-S CLOCKED FLIP-FLOP 24
WARRANTY AND STANDARD CONDITIONS OF SALE 27

EDULABS DIDACTIC 1 www.scienscope.com.my

LLT-900 Experiments Manual
CHAPTER 1: BASIC PRACTICE OF THE TTL LOGIC

A. THE PURPOSES OF THIS PROCEDURE:

1. To understand the basic function of the logic gate.

2. To understand the control feature of the logic gate,
3. To understand the feature and applications of open collector gate.

B. PRACTICE PROCEDURES AND RECORDS:

EXPERIMENT 1: NOT GATE EXPERIMENT

EQUIPMENT REQUIRED:

1. Single Core Wire : 4 Pcs

Step 1:
Referring to fig 1-1, select any of a set of NOT GATE, According to the circuit in fig. 1-1 circuit shows, connect the
INPUT "A" to Data Switches SW0, OUTPUT "Y" to LED display.
(Note: Don't forget to connect the +5V to the Vdd, and the Vss to GND.)

Step 2:
Turn on the power of LLT-900 and turn ON Data Switch SW0 from "0" to "1" and back to "0". Observe the output
situation of NOT GATE, then record it in chart 1. (Data Switch "1 " means +5V, "0" means GND, the LED will light up
when input is "0", and go off when input is "1".

Figure 1-1

A Y

Table 1 (Y= A )

EDULABS DIDACTIC 2 www.scienscope.com.my

LLT-900 Experiments Manual

Wiring diagram 1-1

EXPECTED RESULT:
A Y

1 0

0 1

Table 1 (Y= A )

EXPERIMENT 2: AND GATE EXPERIMENT

EQUIPMENT REQUIRED:

1. Single Core Wire : 5 Pcs

Step 1:
Observe fig. 1-2, select any of a set of AND GATE, connect it according to the circuit in fig, 1-2 (b) circuit shows,
Connect the INPUT "A", "B" to Data Switches SW3 & SW4, connect the OUTPUT “Y” to LED display.
(Note: Don't forget to connect the +5V to the Vdd, and the Vss to GND.)

Step 2:
Change Data Switches SW3, SW4 to turn the LED light on or off (that means the OUTPUT is "1" or "0", observe the
relationship between input and output, then record it in chart 2.

EDULABS DIDACTIC 3 www.scienscope.com.my

LLT-900 Experiments Manual
Step 3:
Change the connection of INPUT "A" to the CLOCK output port of 1Hz. Change the Data Switch SW4 from "0" to "1"
and back to "0". Observe the output situation of the LED display to understand the control feature of logical gate.

Figure 1-2

A B Y

0 0

0 1

1 0

1 1

Table 2 (Y=A.B)

Wiring Diagram 1-2

EDULABS DIDACTIC 4 www.scienscope.com.my

LLT-900 Experiments Manual
EXPECTED RESULT:

A B Y

0 0 0

0 1 0

1 0 0

1 1 1

Table 2 (Y=A.B)

EXPERIMENT 3: OR GATE EXPERIMENT

EQUIPMENT REQUIRED:

1. Single Core Wire : 5 Pcs

Step 1 :
Observe fig. 1-3, select any of a set of OR GATE and connect it. Referring to the circuit in fig.1-3 circuit shows. Connect
the INPUTS "A" and "B" to Data Switches SW0 and SW1 respective, Connect OUTPUT "Y" to the LED display.
(Note: Don't forget to connect the +5V to the Vdd, and the Vss to GND.)

Step 2 :
Change Data Switches SW0 and SW2 from "0" to "1" and back to "0",then observe the input and output situations,
Record them in chart 3.

Step 3:
Change the connection of INPUT "A" to the CLOCK output port of 1Hz, Change Data Switch SW0 Observe the output
situation of the LED display to understand the control feature of the logic gate.

Figure 1-3

EDULABS DIDACTIC 5 www.scienscope.com.my

LLT-900 Experiments Manual

A B Y

0 0

0 1

1 0

1 1

Table 3 (Y=A+B)

Wiring Diagram 1.3

EXPECTED RESULT:
A B Y

0 0 0

0 1 1

1 0 1

1 1 1

Table 3 (Y=A+B)

EDULABS DIDACTIC 6 www.scienscope.com.my

LLT-900 Experiments Manual
EXPERIMENT 4: NAND GATE EXPERIMENT

EQUIPMENT REQUIRED:

1. Single Core Wire : 5 Pcs

Step 1:
See fig. 1-4, Select any of a set of NAND GATE and connect it according to the circuit in fig. 1-4 circuit shows. Connect
INPUT "A" and "B" to Data Switches 0 & 1. Connect the OUTPUT "Y" to the LED display.
(Note: Don't forget to connect the +5V to the Vdd, and the Vss to GND.)

Step 2:
Change Data Switches SW3 and SW4 from "0" to "1" and back to "0", then observe the input and output situations.
Record them in chart 4.

Step 3:
Change the connection of INPUT "A" to the CLOCK output port of 1Hz. Change data Switch SW0 Observe the output
situation of LED display to understand the control feature of logical gate.

Figure 1-4

A B Y

0 0

0 1

1 0

1 1

Table 4 (Y= A.B )

EDULABS DIDACTIC 7 www.scienscope.com.my

LLT-900 Experiments Manual

Wiring Diagram 1-4

EXPECTED RESULT:
A B Y

0 0 1

0 1 1

1 0 1

1 1 0

Table 4 (Y= A.B )

EXPERIMENT 5: NOR GATE EXPERIMENT

EQUIPMENT REQUIRED:

1. Single Core Wire : 5 Pcs

Step 1 :
See fig. 1-5, select any of a set of NOR GATE and connect it as fig. 1-5 circuit shows, Connect the INPUT "A" and "B"
to Data Switches SW0 and SW1 respectively. Connect the OUTPUT "Y" to the LED display,
(Note: Don't forget to connect the +5V to the Vdd, and the Vss to GND.)

Step 2 :
Change Data Switches SW0 and SW1 from "0" to "1" and back to "0", then observe the input and output situation.
Record them in chart 5.

EDULABS DIDACTIC 8 www.scienscope.com.my

LLT-900 Experiments Manual
Step 3:
Change the connection of INPUT "A" to the CLOCK output port of 1Hz. Change Data Switch SW1. Observe the output
situation of the LED display to understand the control feature of logical gate.

Figure 1-5

A B Y

0 0

0 1

1 0

1 1

Table 5 (Y= A + B )

EXPECTED RESULT:
A B Y

0 0 1

0 1 0

1 0 0

1 1 0

Table 5 (Y= A + B )

EXPERIMENT 6: EXCLUSIVE OR GATE EXPERIMENT

EQUIPMENT REQUIRED:

1. Single Core Wire : 5 Pcs

EDULABS DIDACTIC 9 www.scienscope.com.my

LLT-900 Experiments Manual
Step 1 :
See fig. 1-6, select any of a set of EXCLISIVE OR GATE and connect it as fig.1-6 circuit shows. Connect INPUTs “A”
and “B” to Data Switches SW0 and SW1. Connect the OUTPUT “Y” to the LED display.
(Note: Don't forget to connect the +5V to the Vdd, and the Vss to GND.)

Step 2 :
Change Data Switches SW0 and SW1 from "0" to "1" and back to "0", then observe the input and output situation.
Record them in chart 6.

Step 3 :
Change the connection of INPUT "A" to the CLOCK output port of 1Hz. Change Data Switch SW0. Observe the output
situation of the LED display to understand the control feature of logical gate.

Figure 1-6

A B Y

0 0

0 1

1 0

1 1

Table 6 (Y= A ⊕ B )

EXPECTED RESULT:
A B Y

0 0 0

0 1 1

1 0 1

1 1 0

Table 6 (Y= A ⊕ B )

EDULABS DIDACTIC 10 www.scienscope.com.my

LLT-900 Experiments Manual
EXPERIMENT 7: OPEN COLLECTOR GATE EXPERIMENT

EQUIPMENT REQUIRED:

1. Single Core Wire : 7 Pcs

Directly connect the load to +5V in series from the output port, as in fig. 1-7. (Note: The collector resistor must be
chosen in certain value. If it is too small, it might destroy the logical gate, if too large, it will not have enough power to
support the load.)

Step 1:
As seen in to chart 7, connect the OUTPUT "Y" as fig. 1-7(a) circuit shows, then repeat Item 1 - 6, and record them.

Figure 1-7 (a)

A Y D1

0 1

1 0

Table 7 (a) Y= A

EXPECTED RESULT:
A Y D1

0 1 1

1 0 1

Table 7 (a) Y= A

Connect two or more sets of open collector gates in parallel. Choose any of gates and connect them together to complete
the gate expansion.

Change the connection of OUTPUT "Y" as fig. 1-7(b) circuit shows. Then repeat Item 1-6, and record them.

EDULABS DIDACTIC 11 www.scienscope.com.my

LLT-900 Experiments Manual
EQUIPMENT REQUIRED:

1. Single Core Wire : 11 Pcs

Figure 1-7 (b) Y= A + B + C

A 0 0 0 0 1 1 1 1

B 0 0 1 1 0 0 1 1

C 0 1 0 1 0 1 0 1

Table 7 (b) Y= A + B + C
EXPECTED RESULT:
A 0 0 0 0 1 1 1 1

B 0 0 1 1 0 0 1 1

C 0 1 0 1 0 1 0 1

Y 1 1 1 1 1 1 1 0

Table 7 (b) Y= A + B + C
EQUIPMENT REQUIRED:

1. Single Core Wire : 8 Pcs

Figure 1-7 (c)

EDULABS DIDACTIC 12 www.scienscope.com.my

LLT-900 Experiments Manual

A B Y

0 0

0 1

1 0

1 1

Table 7 (c) Y= A + B
EXPECTED RESULT:
A B Y

0 0 1

0 1 1

1 0 1

1 1 0

Table 7 (c) Y= A + B
EQUIPMENT REQUIRED:

1. Single Core Wire : 11 Pcs

Figure 1-7

= 4 INPUTS ______ GATE

A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1

C 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1

D 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

Table 7(d) Y= A + B + C + D

EDULABS DIDACTIC 13 www.scienscope.com.my

LLT-900 Experiments Manual
EXPECTED RESULT:

A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1

C 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1

D 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

Y 1 1 1 1 1 0 0 0 1 0 0 0 1 0 0 0

Table 7(d) Y= A + B + C + D
EQUIPMENT REQUIRED:

1. Single Core Wire : 11 Pcs

Figure 1-7

(e) = 4 INPUTS _________ GATE

A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
C 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
D 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Y

Table 7 (e) Y= A . B + C . D
EXPECTED RESULT:

A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
C 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
D 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Y 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0

Table 7 (e) Y= A . B + C . D

EDULABS DIDACTIC 14 www.scienscope.com.my

LLT-900 Experiments Manual
EQUIPMENT REQUIRED:

1. Single Core Wire : 11 Pcs

Figure 1-7(f)

= 4 INPUTS _________ GATE

A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1

C 0 0 1 1 0 0 1 1 0 Table
0 7 1(f) 1 0 0 1 1

D 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

Table 7(f) Y=A.B+C.D

EXPECTED RESULT:

A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1

C 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1

D 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

Y 0 0 0 1 0 0 0 1 0 0 0 1 1 1 1 1

Table 7(f) Y=A.B+C.D

EQUIPMENT REQUIRED:

1. Single Core Wire : 11 Pcs

EDULABS DIDACTIC 15 www.scienscope.com.my

LLT-900 Experiments Manual

Figure 1-7 (g)

= 4 INPUTS _________ GATE

A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1

C 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1

D 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

Table 7 (g) Y= A ⊕ B + C ⊕ D
EXPECTED RESULT:

A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1

C 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1

D 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

Y 1 1 1 1 1 0 0 1 1 0 0 1 1 1 1 1

Table 7 (g) Y= A ⊕ B + C ⊕ D

CHAPTER 2 : BASIC PRACTICE OF THE CMOS LOGIC

A. PURPOSE
a. To understand the features of the CMOS logic circuit.
b. To understand the interface processing of CMOS and TTL.
c. To understand the connection of the CMOS logic circuit
d. To understand the features and applications of the transmitting gate.

EDULABS DIDACTIC 16 www.scienscope.com.my

LLT-900 Experiments Manual
B. PRACTICE PROCEDURE AND RECORDING METHODS

EXPERIMENT 1: TTL AND COMS INTERFACE PRACTICE USE THE SAME POWER SUPPLY.

EQUIPMENT REQUIRED:

1. Single Core Wire : 21 Pcs

Figure 2-1 Interface transmission under the same power supply

Step 1:
Connect the circuit according to fig. 2-1

Step 2:
Turn on the power, connect INPUT "A" to Data Switch SW0. Set SW0 to "1", and observe whether or not the LED's
light is on.

Step 3:
Use D.V.M (Digital Voltmeter / Digital Multimeter) to measure the voltage of points B, C, D, E, F and record them.
B= C= D= E= F=

Step 4 :
Set SW0 to "0". Observe whether the LED's light has gone out. Use D.V.M (Digital Voltmeter / Digital Multimeter) to
measure the voltage of points B, C, D, E and F.
B= C= D= E= F=

Step 5:
Check the results of Steps 3 and 4, to see whether the TTL input meets the TTL logic level when points D,E and F are in
the "1" or the "0" state ?

EDULABS DIDACTIC 17 www.scienscope.com.my

LLT-900 Experiments Manual
Expected Result Step 3:
B=0.8V C=5V D=0V E=0V F=0V

Expected Result Step 4:

B=5V C=0V D=5V E=5V F=0V

EXPERIMENT 2: TTL AND COMS INTERFACE OPERATE UNDER DIFFERENT POWER SUPPLY.

EQUIPMENT REQUIRED:

1. Single Core Wire : 21 Pcs

Step 1:
Connect the circuit according to fig. 2-2

Figure 2-2 Interface Transmission under the high voltage power supply.
Step 2:
Turn on the power, connect INPUT "A" to Data Switch SW0, Set Switch SW0 to “0”. Observe whether the LED1, LED2
& LED3 is lighted.

Step 3:
Measure the voltage of points B, C, D and E.
B= C= D= E=

Step 4:
Set SW0 to "1". Observe whether the LED1, LED2 & LED3 is lighted. Use D.V.M (Digital Voltmeter / Digital
Multimeter) to measure the voltage of points B, C, D and E.
B= C= D= E=

Step 5:
Check whether or not the input amplitude can meet the input requirement.

EDULABS DIDACTIC 18 www.scienscope.com.my

LL
LT-900 Expeeriments Manual
Exxpected Result Step 3:
B==0V C=0V
C D=
=5V E=9.5
5V

Exxpected Result Step 4:

B==5.3V C=0V
C D=
=5V E=0V
V

EX
XPERIMENT
T 3: CMOS GATE
G PRAC
CTICE

Part A: Pull up
p NOT GATE
E to NOR GA
ATE operatiion practice.

QUIPMENT REQUIRED
EQ D:

1. Single Core
C Wire : 16
1 Pcs

OT GATE to NOR GATE circuit.

Figure 2-3 Pull up NO

A B C Y
Logicaal Volts
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1

2 (Y= A . B . C )
Table 2-3
Steep 1:
Thhe circuit acco
ording to fig. 2-3
2

ED
DULABS DIIDACTIC 19 ww
ww.scienscoppe.com.my
LLT-900 Experiments Manual
Step 2:
According to chart in fig. 2-3, set Data Switches SW0, SW1 and SW2 to INPUT A, B, and C
Measure the voltage of OUTPUT “Y” and record.
(Note: the voltage beyond 8V is logic “1” below 4V is logic “0”.)

EXPECTED RESULT:

A B C Y
Logical Volts
0 0 0 1 11V
0 0 1 0 0.5V
0 1 0 0 0.5V
0 1 1 0 0.4V
1 0 0 0 0.5
1 0 1 0 0.5
1 1 0 0 0.5V
1 1 1 0 0.4V

Table 2-3 (Y= A . B . C )

Part B: Pull down NOT GATE to NAND GATE

C. EQUIPMENT REQUIRED:

1. Single Core Wire : 18 Pcs

Step 1:
Connect the circuit according to fig. 2-4

Figure 2-4 Pull down NOT GATE to NAND GATE

EDULABS DIDACTIC 20 www.scienscope.com.my

LLT-900 Experiments Manual

A B C Y

Logical Volts

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

Table 2-4 Y= A + B + C
Step 2:

According to chart in figure 2-4, set Data Switches SW0, SW1 and SW2 to INPUT A, B, and C
Measure the voltage of OUTPUT “Y” and record.

(Note: the voltage beyond 8V is logic “1” below 4V is logic “0”.)

EXPECTED RESULT:

A B C Y

Logical Volts

0 0 0 1 11.7V

0 0 1 1 11.7V

0 1 0 1 11.7V

0 1 1 1 11.7V

1 0 0 1 11.7V

1 0 1 1 11.7V

1 1 0 1 11.7V

1 1 1 1 11.7V

Table 2-4 Y= A + B + C

EDULABS DIDACTIC 21 www.scienscope.com.my

LL
LT-900 Expeeriments Manual
EX
XPERIMENT
T 4: HALF ADDER
A

QUIPMENT REQUIRED
EQ D:

1. Single Core
C Wire : 15
1 Pcs

Figure
F 2-5 (a)
Steep 1:
Figgure 2-5 (a) iss a HALF AD
DDER consistt of AND / Orr and NOT GA ATE circuit.

Steep 2:
Coonnect the INP
PUT “A”, “B B” to logical switch
s UTPUT 1 “C”” to LED(1) ddisplay, conneect OUTPUT 2
P0, P1, connect OU
“S”” to LED(2) display,
d as Fig
gure 2-5 (b) circuit
c

Figure
F 2-5 (b))

Steep 3:
Chhange both of the logical sw
witch P0, P1 from
f “0” to “!” and back too “0”, then obbserve the IN
NPUT and OU
UTPUT 1,
OUUTPUT 2 situuation, record truth table in
n Table 2-5.

A B S C
0 0
0 1
1 0
1 1

AB+AB = A ⊕ B) (C=A.B)
Taable 2-5 (S=A

ED
DULABS DIIDACTIC 22 ww
ww.scienscoppe.com.my
LL
LT-900 Expeeriments Manual
EX
XPECTED RESULT:
R
A B S C
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1

AB+AB = A ⊕ B) (C=A.B)
Taable 2-5 (S=A

XPERIMENT
EX T 5: COMPA
ARATOR

QUIPMENT REQUIRED
EQ D:

1. Single Core
C Wire : 11
1 Pcs

Figure
F 2-6 (a)
Steep 1:
Figgure 2-6 (a) iss a COMPAR O and NOT GATE circuiit.
RATOR consist of AND / OR

Steep 2:
Coonnect INPUT
T “A”, “B” to logical switcch P0, P1, con
nnect OUTPU
UT “Y” to LE
ED display as Figure 2-6 (bb) circuit.

QUIPMENT REQUIRED
EQ D:

1. Single Core
C Wire : 13
1 Pcs

Figure
F 2-6 (b))

ED
DULABS DIIDACTIC 23 ww
ww.scienscoppe.com.my
LL
LT-900 Expeeriments Manual
Steep 3:
Chhange both of the logical sw witch P0, P1 from
f “0” to “1” and back tto “0”, then observe INPU
UT and OUTPUT situation,
reccord truth tablle in Table 2-6.
A B Y
0 0
0 1
1 0
1 1

Table 2-6 (Y: A=

=B)
EX
XPECTED RESULT:
R
A B Y
0 0 1
0 1 0
1 0 0
1 1 1

Table 2-6 (Y: A=

=B)

EX
XPERIMENT
T 6: R-S CLO
OCKED FLIIP-FLOP

EQ
QUIPMENT REQUIRED
D:

1. Single Core
C Wire : 14
1 Pcs

Figure
F 2-7 (a)
Steep 1:
Figgure 2-7 (a) iss a basic R-S clocked Flip Flop logical symbol.
s

Steep 2:
Figgure 2-7 (b) iss a basic R-S Clocked Flip
p Flop consists of four NAN
ND GATE ciircuit.

Figure
F 2-7 (b))

ED
DULABS DIIDACTIC 24 ww
ww.scienscoppe.com.my
LL
LT-900 Expeeriments Manual

Steep 3:
Coonnect INPUT
T “R”, “S”, “C
CK”, to the lo
ogical switch P3,
P P2, P1. C
Connect OUTP
PUT “Q” to tthe LED (1) ddisplay,
UT “ Q ” to th
connnect OUTPU he LED (2) display as Figu
ure 2-7 (c) circcuit.

Figure
F 2-7 (c)

Steep 4:
witch P3, P2, P1 from “0” to “1” and baack to “0”, theen observe IN
Chhange both of the logical sw NPUT and OU
UTPUT “Q”,
UTPUT “ Q ” situation, reccord truth tablle in Table 2-7.
OU

R S Q Q
0 1
0 0
1 0
0 0
1 1

Table 2-7
XPECTED RESULT:
EX R

R S Q Q
0 1 1 0
0 0 1 0
1 0 0 1
0 0 0 1
1 1 0 0

Table 2-7

ED
DULABS DIIDACTIC 25 ww
ww.scienscoppe.com.my
LLT-900 Experiments Manual
WARRANTY AND STANDARD CONDITIONS OF SALE

The Seller warrants to the Purchaser that any equipment manufactured by it and bearing its name plate to be free from
defects in material or workmanship, under proper and normal use and service, as follows: If, at any time within one (1)
year from the date of shipment, the Purchaser notifies the Seller that in his opinion, the equipment is defective, and
returns the equipment to the Seller’s originating factory prepaid, and the Sellers inspection finds the equipment to be
defective in material or workmanship except part like switches, knob, push button, lighting, etc. the Seller will promptly
correct it by either, at its option, repairing any defective part or material or replacing it free of charge and return shipping
lowest cost transportation prepaid (if Purchaser requests premium transportation, Purchaser will be billed for difference
in transportation costs). If inspection by the Seller does not disclose any defect in material or workmanship, the Seller’s
regular charges will apply. This warranty shall be effective only if use and maintenance is in accordance with Seller's
instructions and written notice of a defect is given to the Seller within such period. THIS WARRANTY IS
EXCLUSIVE AND IS IN LIEU OF ANY OTHER WARRANTIES, WRITTEN, ORAL OR IMPLIED.
SPECIFICALLY, WITHOUT LIMITATION, THERE IS NO WARRANTY OF MERCHANTABILITY OR
FITNESS FOR ANY PURPOSE. The liability of the Seller shall be limited to the repair or replacement of materials or
parts as above set forth

LIMITATION OF LIABILITY

The Seller shall not be liable for any claim or consequential or special loss or damage arising or alleged to have arisen
from any delay in delivery or malfunction or failure of the equipment. The Seller’s liability for any other loss or damage
arising out of or connected with the manufacture or use of the equipment sold, including damage due to negligence, shall
not in any event exceed the price of the equipment supplied by Seller

GENERAL CONDITIONS

All orders are subject to acceptance by Seller at its Main Office. Stenographic and clerical errors are subject to
correction. No oral or subsequent modification or any other foregoing general provisions or of any term or condition of
any order shall be binding unless agreed to in writing by the Seller and Purchaser.

SCIENSCOPE SDN BHD reserves the right to make changes at any time, without notice, in prices, colors, materials,
specifications and models, and also to discontinue models.

SCIENSCOPE SDN BHD

(Company No: 520887-D)(GST Reg No: 000154509312)
20, Jalan BP 5/10, Bandar Bukit Puchong,
47100 Puchong, Selangor, Malaysia.
Tel: 6012-4080443
E-mail: sales@scienscope.com.my
Website: http://www.scienscope.com.my

Solution provider for scientific and technical education training system since 2000

EDULABS DIDACTIC 26 www.scienscope.com.my