Somaiya Vidyavihar University

K. J. Somaiya College of Engineering, Mumbai -77

(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics and Telecommunication Engineering

Batch: A1 Roll No.: 16010322019

Experiment No. 02
DIVAY HEMENDRA GALANI Grade: AA / AB / BB / BC / CC / CD /DD

Signature of the faculty In-charge with date

Experiment No: 2
TITLE: Implementation of Multiplexer using Structural Modeling
AIM: i. Design 4:1 mux using with select.
ii. Write VHDL code for 4:1 mux using Structural modeling (2:1 mux
as acomponent).
iii. Verification of code using simulation.
iv. Verification of hardware results using CPLD/FPGA.CPLD/FPGA.
OUTCOME: Student will be able to
CO1: Describe combinational logic circuit using HDL
CO3: Simulate HDL code
CO4: Implement and verify of designed code on CPLD/FPGA

 VHDL Code:

1. VHDL Code for 4:1 mux using with select.

HDL/ Sem IV/ Jan- May 24

 Somaiya Vidyavihar University
K. J. Somaiya College of Engineering, Mumbai -77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics and Telecommunication Engineering

 Circuit/Block Diagram:

 RTL Schematic:

 Simulation results:

2. VHDL Code for 4:1 mux using structural modeling.

 Circuit/Block Diagram:

 RTL Schematic:

 Simulation results:

HDL/ Sem IV/ Jan- May 24

 Somaiya Vidyavihar University
K. J. Somaiya College of Engineering, Mumbai -77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics and Telecommunication Engineering

Post lab Questions

Design a 4:1 De-mux.

HDL/ Sem IV/ Jan- May 24

 Somaiya Vidyavihar University
K. J. Somaiya College of Engineering, Mumbai -77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics and Telecommunication Engineering

CONCLUSION:

Signature of faculty in-charge

HDL/ Sem IV/ Jan- May 24