Sequential Circuits and Flip-Flops

CSE 1203-CSE1204
Digital Logic Design

M.M.A. Hashem, PhD

Professor
Dept. of Computer Science and Engineering
Khulna University of Engineering & Technology (KUET)
1
Khulna 9203, Bangladesh
 Sequential Logic

Latches and Flip-Flops

March 29, 2024 CSE 1203: Digital Logic Design 2

Sequential Logic Circuits

 The output of sequential logic circuits

depends on the past history of the state of
the outputs.
 Therefore, it incorporate a memory element
(circuits must remember the past states of their
outputs).
 Main characteristic of these circuits  feedback
 An output logic level is treated just like another input to
the circuit.

March 29, 2024 CSE 1203: Digital Logic Design 3

Sequential Logic Circuits

 Latches
 Flip-flops

March 29, 2024 CSE 1203: Digital Logic Design 4

The S-R (SET-RESET) Latch

March 29, 2024 CSE 1203: Digital Logic Design 5

The S-R (SET-RESET) Latch

Negative-OR equivalent of the NAND gate

\S-\R latch

March 29, 2024 CSE 1203: Digital Logic Design 6

The S-R (SET-RESET) Latch

March 29, 2024 CSE 1203: Digital Logic Design 7

The S-R (SET-RESET) Latch

March 29, 2024 CSE 1203: Digital Logic Design 8

The S-R (SET-RESET) Latch

March 29, 2024 CSE 1203: Digital Logic Design 9

An Application of Latch

March 29, 2024 CSE 1203: Digital Logic Design 10

The Gated S-R Latch

March 29, 2024 CSE 1203: Digital Logic Design 11

The Gated S-R Latch

March 29, 2024 CSE 1203: Digital Logic Design 12

The Gated D Latch

March 29, 2024 CSE 1203: Digital Logic Design 13

The Gated D Latch

March 29, 2024 CSE 1203: Digital Logic Design 14

Flip-Flops

 Flip-flops are synchronous bistable devices.

 Synchronous means that the output changes
state only at a specified point on the triggering
input called the clock (CLK).
 Changes in the output occur in synchronization
with the clock.

March 29, 2024 CSE 1203: Digital Logic Design 15

Edge-Triggered FFs

March 29, 2024 CSE 1203: Digital Logic Design 16

Edged-Triggered S-R FF

March 29, 2024 CSE 1203: Digital Logic Design 17

Edged-Triggered S-R FF

March 29, 2024 CSE 1203: Digital Logic Design 18

Edged-Triggered S-R FF

March 29, 2024 CSE 1203: Digital Logic Design 19

Edge-Triggered D FF

March 29, 2024 CSE 1203: Digital Logic Design 20

Edge-Triggered D FF

March 29, 2024 CSE 1203: Digital Logic Design 21

Edge-Triggered JK-FF

 JK-FF is versatile and is a widely used type

of flip-flop.
 The functioning of the JK-FF is identical to
that of the SR-FF in the SET, RESET, and
NC.
 The difference is that the JK-FF has NO invalid
state as does the SR-FF.

March 29, 2024 CSE 1203: Digital Logic Design 22

Edge-Triggered JK-FF

March 29, 2024 CSE 1203: Digital Logic Design 23

Edge-Triggered JK-FF

March 29, 2024 CSE 1203: Digital Logic Design 24

Edge-Triggered JK-FF

March 29, 2024 CSE 1203: Digital Logic Design 25

Asynchronous Preset and Clear
Inputs
 Most IC flip-flops have asynchronous
inputs.
 These are inputs that affect the state of the FF
independent of the clock.
 Preset (PRE) or direct set (SD)
 Clear (CLR) or direct reset (RD)

Logic symbol for a J-K flip-flop

active-LOW preset and clear inputs.

March 29, 2024 CSE 1203: Digital Logic Design 26

Edge-triggered JK-FF with PRE and
CLR
Toggle mode example

March 29, 2024 CSE 1203: Digital Logic Design 27

Flip-Flop Applications

 Parallel
data
storage

March 29, 2024 CSE 1203: Digital Logic Design 28

Flip-Flop Applications

 Frequency division

March 29, 2024 CSE 1203: Digital Logic Design 29

Flip-Flop Applications
 Frequency division

March 29, 2024 CSE 1203: Digital Logic Design 30

Flip-Flop Applications
 Counting

March 29, 2024 CSE 1203: Digital Logic Design 31

Flip-Flop Applications
 Counting

March 29, 2024 CSE 1203: Digital Logic Design 32