Scribd Logo
Upload

Welcome to Scribd!

  • Flip-Flop Reset

    Uploaded by

    Diego Javier Cohecha León Sena
    5 views1 page
    This VHDL code describes a D flip-flop circuit that uses a clock signal to synchronize the output to either mirror the input or reset to 0 depending on the state of the reset signal on each clock edge. The output is assigned the input value if reset is not active, or 0 if reset is active, triggered by a rising edge on the clock.

    Original Description:

    Original Title

    Flip-Flop Reset.docx

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This VHDL code describes a D flip-flop circuit that uses a clock signal to synchronize the output to either mirror the input or reset to 0 depending on the state of the reset signal on each clock edge. The output is assigned the input value if reset is not active, or 0 if reset is active, triggered by a rising edge on the clock.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    5 views1 page

    Flip-Flop Reset

    Uploaded by

    Diego Javier Cohecha León Sena
    This VHDL code describes a D flip-flop circuit that uses a clock signal to synchronize the output to either mirror the input or reset to 0 depending on the state of the reset signal on each clock edge. The output is assigned the input value if reset is not active, or 0 if reset is active, triggered by a rising edge on the clock.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    process (<clock>)

    begin
    if <clock>'event and <clock>='1' then
    if <reset>='1' then
    <output> <= '0';
    else
    <output> <= <input>;
    end if;
    end if;
    end process;

    You might also like