Goal 4

 Integrated Circuit Technologies

ELEC 224 1 J. Altiti

IC Technologies and Logic Levels
The 2 most used IC technologies are TTL (Transistor to Transitor Logic ) and CMOS (Complementary
Metal-Oxide Semiconductor).

 TTL Technology

The nominal value of the dc supply voltage ‘VCC’ is +5V. Each gate of the IC is connected to
‘VCC’ and GND as shown below.

There are four different logic-level specifications for each state (High and Low)

High State:

VOH (High Level Output Voltage): The minimum voltage level at a logic circuit output in the
Logic ‘1’ state. (VOH-min = 2.4V)

IOH (High Level Output Current): The current that flows from the output in the logic ‘1’ state.

VIH (High Level Input Voltage): The minimum voltage level required for logic ‘1’ at the input.
(VIH-min = 2V)

IIH (High Level Input Current): The current that flows into an input when VIH is applied at it.

ELEC 224 2 J. Altiti

 Low State:

VOL (Low Level Output Voltage): The maximum voltage level at a logic circuit output in the
Logic ‘0’ state. (VOL-max = 0.4V)

IOL (Low Level Output Current): The current that flows from the output in the logic ‘0’ state.

VIL (Low Level Input Voltage): The maximun voltage level required for logic ‘0’ at the input.
(VIL-max = 0.8V)

IIL (Low Level Input Current): The current that flows into an input when VIL is applied at it.

Example:

ELEC 224 3 J. Altiti

 Noise Margin:

A measure of a circuit noise immunity and it is expressed in volts.

High Level Noise Margin: VNH = VOH-min – VIH-min
Low Level Noise Margin: VNL = VIL-max – VOL-max

Power Dissipation:
Total power supplied to the IC. A logic IC draws current from the dc power supply ‘VCC’ when the
output is High and Low as shown below.
ICCH: The supply current when all outputs on the IC chip are high state.
ICCL: The supply current when all outputs on the IC chip are Low state.

I CCH  I CCL
I CC 
2
PD  I CC  VCC

ELEC 224 4 J. Altiti

 Propogation Delay

When a signal passes (propagate) through a logic circuit, it always experience a time delay as shown
below.

The two propagation delay times for a logic gates are:

tPLH : The time between a specified reference point on the input pulse and a corresponding reference
point on the output pulse , with the output changing from the LOW level to the HIGH level.

tPHL : The time between a specified reference point on the input pulse and the corresponding
reference point on the output pulse , with the output changing from HIGH level to the LOW
level.

Note: In general , tPLH is not equal to tPHL.

The propagation time delay ‘tP’ can be defined as the average of these two times that is

t PLH  t PHL
tP 
2

Speed-Power Product
ELEC 224 5 J. Altiti
 It is generally desirable to have high speed (short delay time) and low power (lower supply voltage)
loigc gates. So the samller the ‘tP‘ and the lower ‘PD‘ values the better the performance of the gate.

The delay power product DP is defined as :

Dp = t P PD

Fan-Out

Fan-Out: The number of load gate inputs that a given gate can drive. When the output of a logic gate
is connected to one or more inputs of other gates, a load on the driving gate is created as shown
below.

ELEC 224 6 J. Altiti

  CMOS Technology

The of the above discussion on TTL applies to the CMOS technology. CMOS uses several nominal
value of the dc supply voltage ‘VCC’ is 5V, 3.3V, 2.5V and 1.2V.

5V COMS

3.3V COMS

ELEC 224 7 J. Altiti

ELEC 224 8 J. Altiti
ELEC 224 9 J. Altiti
Comparison Between TTL and CMOS
ELEC 224 10 J. Altiti
 TTL TTL TTL TTL TTL
Technology CMOS
Std LS S ALS AS
Device Series 74HC 74 74LS 74S 74ALS 74AS
Power
2.5nW 10mW 2mW 19mW 1mW 8.5mW
dissipation
0.17mW 10mW 2mW 19mW 1mW 8.5mW
@100KHz
Propagation
8ns 10ns 10ns 3ns 4ns 1.5ns
delay time
Fan-out 10 20 20 20 40
• HC: High Speed CMOS.
• Std: Standard
• S: Schottky
• LS : Low Power Schottky
• ALS: Advanced Low Power Schottky
• AS: Advanced Schottky

ELEC 224 11 J. Altiti