Scribd Logo
Upload

Welcome to Scribd!

  • M.Salman Shahid: Vlsi Lab 6

    Uploaded by

    Muhammad Salman Shahid
    17 views6 pages
    This document summarizes M. Salman Shahid's VLSI lab 6 work. The objective was to understand the working of ModelSim and Verilog code. Shahid created a new Verilog project in ModelSim, wrote codes for an inverter and Fibonacci series, and created test benches. He was able to check the wave diagrams and outputs for both tasks to verify his understanding of ModelSim and Verilog.

    Original Description:

    Original Title

    170401026_lab06.docx

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document summarizes M. Salman Shahid's VLSI lab 6 work. The objective was to understand the working of ModelSim and Verilog code. Shahid created a new Verilog project in ModelSim, wrote codes for an inverter and Fibonacci series, and created test benches. He was able to check the wave diagrams and outputs for both tasks to verify his understanding of ModelSim and Verilog.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    17 views6 pages

    M.Salman Shahid: Vlsi Lab 6

    Uploaded by

    Muhammad Salman Shahid
    This document summarizes M. Salman Shahid's VLSI lab 6 work. The objective was to understand the working of ModelSim and Verilog code. Shahid created a new Verilog project in ModelSim, wrote codes for an inverter and Fibonacci series, and created test benches. He was able to check the wave diagrams and outputs for both tasks to verify his understanding of ModelSim and Verilog.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 6

    VLSI LAB 6

    M.SALMAN SHAHID
    170401026

    Submitted to
    HAMZA
    Objective:

     To understand the woking of Model sim


     To understand the verolod code

    Apparatus

     Software Modelsim

    Procedure:

     I opened the Model sim


     I created the new project
     I gave name to it and selected verilog
     I wrote the codes and created test benches.
     I checked my wave diagrams

    Task 1

    Invertor
    Test Bench

    Wave Diagram
    Task 2

    Output
    Fibonacci Series

    Output

    You might also like