Digital Communications:

Modulation and Coding Trade-offs

Lecturer: Luong Vinh Quoc Danh, Ph.D.

Department of Electronics and Telecommunication Engineering
Cantho University

Lecture 9 1

Today, we are going to talk about:

Lecture 9 2
 Goals in designing a DCS

Lecture 9 3

Error probability plane

(example for coherent MPSK and MFSK)

Lecture 9 4
 Limitations in designing a DCS

Lecture 9 5

Nyquist minimum bandwidth requirement

Lecture 9 6
Shannon limit

Lecture 9 7

Shannon limit…

Lecture 9 8
Shannon limit…

Lecture 9 9

Shannon limit…

Lecture 9 10
 Shannon limit…

Lecture 9 11

Bandwidth efficiency plane

Lecture 9 12
Power and bandwidth limited systems

Lecture 9 13

M-ary signaling

Lecture 9 14
Design example of uncoded systems

Lecture 9 15

Design example of uncoded systems…

Lecture 9 16
Design example of uncoded systems…

Lecture 9 17

Design example of coded systems

Lecture 9 18
Design example of coded systems…

Lecture 9 19

Design example of coded systems…

Lecture 9 20
Design example of coded systems…

Lecture 9 21

Design example of coded systems…

The BCH code is a class of cyclic error-correcting codes

Lecture 9 22
Design example of coded systems…

Lecture 9 23

Effects of error-correcting codes on

error performance

Lecture 9 24
Bandwidth efficient modulation schemes

- Convolutional codes

Lecture 9 25

Coding Gain - Examples

Lecture 9 26
 Error Correcting Codes- Examples
Trade-offs between protection
against unusual loss of data and
higher cost.
ECC memory costs more, as each bank
requires 9 memory chips compared to
8 for non-ECC memory. ECC-
supporting motherboards, chipsets,
and processors may also be more
expensive.
ECC may lower memory performance
by around 2–3 percent on some
systems due to the additional time
needed for ECC memory controllers to
perform error checking.

Lecture 9 27