You are on page 1of 3

LLilash Naiv P

Roll o : 1
Enmbedded Systen
SCSE

Crenera purposa compater Cmbeddedsyste


I 4 s a towminatioy o Jeri Ttis a comanorion o speeia
nrdunre and Purpose harduare nd emLelde
a
general pu pose
ety of 0S foeeutlg specifit set
0S
eec un a a

aPplheations oapplictatos.
Tt comtam s ral
urpose may o mo eontai
Operatiny qsBe petating syce
Ne crtical vesponse hme Lrticarespons ime tor
Some P p i a t tons.
Hio ousor consumptis
Les O e r eonumpttom

sChaoctestics ot an Emledded spe


Sindfurtioned: an emedded stem useually perbm a
speeialze
o perato ad d oes the some
repeo edy For ea- A e a an

alays sonds hen 4here aires no ofher attios

TiHly corstaned: All eomRuding s m s ave / censhained pn

dlesien metrics , out those ona embaded atem can e especally

PiatDesigm mets is a masure ot m implementation's feaures

sueh ns t s eost, Size, foer and pertor man te

Reacthive and reol time- Man emledtes syutom must cotineally

read to eherges Ahe ssteis envronment nd must topule

certain results in real fme ith out

MicroprO eessor oaled Tt m be a micYopfocessor or mitroLonrollo


based
Menor 4 mut have a
memory, as usalave nallu eme in RoM
14 doe not meed any seconda y emaies th compuer.
conne ct ed I+ Mus1 have onnecAed periphora's to coaM e t
put and ouput devicoy.

soltar
d tor move eotures and
Aw Sw terw
ed -for pertor monte and seouirit
feuili1Hardware

3 Twe Ayes
O Mttural diagcams
Oiec diara
component diagrauw
> classd ingtan

dovelopmen diagva
packae ddgram
eavr ia diagrams
Activdy diogrewn
Sauente diogvaw
U e case dograw

State Aiagram

2)Ho do e
desan tor upqodabilhty 2.
The hasduare plotke ma Aed ovo severa produt genoafony
eweral dtterant vesios df a pfoductn he same

aeneratioy, wM tew or no ehAnges. Hweve, we a t Ao e a ble

sleto d Aeatures l ehargig sltuave.

tlow do e miniM'2e pooer conjumpton

T bhogousered applieatons po eoncumptio is extrmely


mporHant taretal
desiqn is regired ta slo down he nM- eritioa
pa ot he ne laine #o power consumption ohile st
meeting nes5a Pertormane al
a)()lectig ahe
node
-J is hard 4o mate deeigion on model at 2aly s1aqe

()seleing Ahe architeeture


Addressi how the system deeloped in Ae(Ms ofonpoe

and estennectias Ham


() Lanuas ¢lectian
Laruet tte C, C+, ct, java te lo so4fsare implovren tai
ke VtDLSqs4en , vari o barduare impleentatis .
Lownae
iv) Partiiogsptem e4uiremenbs ido harceonve and saftuoare

is a tou decision 4o ure out ich one to opt. ic, hw,


temoination
s
.

or a

Fve:Innorec PIN e e e s
AAisn Dolayerror and
ject ATMca

Evet ATM card instrted


state A stde
Acdion Reguotor Pi

Event Bcane prasseo


Adien: Ejeed ATM cord

Event: anel prese


Aetien: Fjeet AtMcaro

Event: Entered nli


PIN
st c Atton: Raqvest for inputiy Amont
Eva: Amaut entord
Actien: frd money
and fTM cad

You might also like