01 - Background

ELEC 401: Analog CMOS Integrated Circuit Design
Background
Shahriar Mirabbasi
Department of Electrical and Computer Engineering

University of British Columbia
shahriar@ece.ubc.ca
Technical contributions of Pedram Lajevardi in revising the slides is greatly acknowledged.

SM 1
ELEC 401 – Set 1: Background
Background
1. Suggested Reading
2. Structure of MOS Transistors
3. Threshold Voltage
4. Long-Channel Current Equations
5. Regions of Operation
6. Transconductance
7. Second-Order Effects
8. Short-Channel Effects
9. MOS Layout
10. Device Capacitances
11. Small-signal Models
12. Circuit Impedance
13. Equivalent Transconductance
SM 2
Suggested Reading
• Most of the material in this set are based on
Chapters 2, 16, and 17 of the Razavi’s book: Design of Analog

CMOS Integrated Circuits
Unless otherwise specified, the figures in this set are from © Design of Analog CMOS
Integrated Circuits, McGraw-Hill, 2001, unless otherwise noted.
SM 3
Transistor
• Transistor stands for …
• Transistor are semiconductor devices that can be classified as
– Bipolar Junction Transistors (BJTs)
– Field Effect Transistors (FETs)
• Depletion-Mode FETs or (e.g., JFETs)
• Enhancement-Mode FETs (e.g., MOSFETs)
SM 4
Simplistic Model
• MOS transistors have three terminals: Gate, Source, and Drain
• The voltage of the Gate terminal determines the type of connection

between Source and Drain (Short or Open).
• Thus, MOS devices behave like a switch
NMOS PMOS
VG high Device is ON Device is OFF

D is shorted to S D & S are disconnected
VG low Device is OFF Device is ON
D & S are disconnected D is shorted to S
SM 5
Physical Structure - 1
• Source and Drain terminals are identical except that Source provides
charge carriers, and Drain receives them.
• MOS devices have in fact 4 terminals:
– Source, Drain, Gate, Substrate (bulk)
© Microelectronic Circuits, 2004 Oxford University Press
SM 6
• Charge Carriers are electrons in NMOS devices, and holes in
PMOS devices.
• Electrons have a higher mobility than holes
• So, NMOS devices are faster than PMOS devices
• We rather to have a p-type substrate?!
LD: Due to Side Diffusion
Poly-silicon used instead of Metal

for fabrication reasons
• Actual length of the channel (Leff) is less than the length of gate
SM 7
• N-wells allow both NMOS and PMOS devices to reside on the
same piece of die.
• As mentioned, NMOS and PMOS devices have 4 terminals:

Source, Drain, Gate, Substrate (bulk)
• In order to have all PN junctions reverse-biased, substrate of
NMOS is connected to the most negative voltage, and substrate
of PMOS is connected to the most positive voltage.
SM 8
• MOS transistor Symbols:
electron
• In NMOS Devices: Source Drain
Current flows from Drain to Source
• In PMOS Devices: Source hole Drain

Current flows from Source to Drain
• Current flow determines which terminal is Source and which one

is Drain. Equivalently, source and drain can be determined based
on their relative voltages.
SM 9
Threshold Voltage - 1
• Consider an NMOS: as the gate voltage is increased, the surface
under the gate is depleted. If the gate voltage increases more,
free electrons appear under the gate and a conductive channel is
formed.
(a) An NMOS driven by a gate voltage, (b) formation of depletion region, (c) onset of inversion,
and (d) channel formation
• As mentioned before, in NMOS devices charge carriers in the

channel under the gate are electrons.
SM 10
• Intuitively, the threshold voltage is the gate voltage that forces the
interface (surface under the gate) to be completely depleted of charge (in
NMOS the interface is as much n-type as the substrate is p-type)
• Increasing gate voltage above this threshold (denoted by VTH or Vt)

induces an inversion layer (conductive channel) under the gate.
SM 11
Analytically:
Qdep
VTH MS 2 F
C ox
Where:
MS Built - in Potential gate Silicon

the difference between the work functions of
the polysilicon gate and the silicon substrate
K T N
Work Function (electrostatic potential) ln sub
q n
F
i
Q dep
Charge in the depletion region 4 q si F
N sub
SM 12
• In practice, the “native” threshold value may not be suited for
circuit design, e.g., VTH may be zero and the device may be on for
any positive gate voltage.
• Typically threshold voltage is adjusted by ion implantation into the

channel surface (doping P-type material will increase VTH of
NMOS devices).
• When VDS is zero, there is no horizontal electric field present in the

channel, and therefore no current between the source to the drain.
• When VDS is more than zero, there is some horizontal electric field
which causes a flow of electrons from source to drain.
SM 13
Long Channel Current Equations - 1
• The voltage of the surface under the gate, V(x), depends on the
voltages of Source and Drain.
• If VDS is zero, VD= VS=V(x). The charge density Qd (unit C/m) is uniform.
Q C V C oxWL VGS VTH
Qd
L L L
Qd WC ox (VGS VTH )
• If VDS is not zero, the channel is tapered, and V(x) is not constant. The
charge density depends on x.
Qd ( x ) WC ox (VGS V ( x) VTH )
SM 14
• Current :
dQ dQ dx
I Qd velocity
dt dx dt
Velocity in terms of V(x):
dV
velocity E , E
dx
dV ( x)
velocity ( )
dx
Qd in terms of V(x):
Qd ( x ) WC ox (VGS V ( x) VTH )
• Current in terms of V(x):

dV ( x) © Microelectronic Circuits, 2004 Oxford University Press
ID WC ox [VGS V ( x) VTH ] n
dx
L VDS
I D dx WC ox n [VGS V ( x) VTH ]dV
x 0 V 0
• Long-channel current equation:

W 1 2
ID n C ox [(VGS VTH )VDS VDS ]
L 2
SM 15
• If VDS GS-VTH we say the device is operating in triode (or linear) region.
W 1 2
• Current in Triode Region: ID n C ox VGS VTH VDS VDS
L 2
• Terminology:
W
Aspect Ratio
L
Overdrive Voltage Effective Voltage VGS VTH Veff
SM 16
• For very small VDS (deep Triode Region):

ID can be approximated to be a linear function of VDS.
The device resistance will be independent of VDS and will
only depend on Veff.
The device will behave like a variable resistor
If VDS 2 VGS VTH :

W
ID n C ox VGS VTH VDS
L
VDS 1
RON
ID W
n C ox VGS VTH
L
SM 17
• Increasing VDS causes the channel to acquire a tapered shape. Eventually,
as VDS reaches VGS – VTH the channel is pinched off at the drain. Increasing
VDS above VGS – VTH has little effect (ideally, no effect) on the channel’s
shape.
• When VDS is more than VGS – VTH the channel is pinched off, and the
horizontal electric field produces a current.
SM 18
• If VDS > VGS – VTH, the transistor is in saturation (active) region,

and the channel is pinched off.
L' VGS VTH

I D dx WC ox n [VGS V ( x) VTH ]dV
x 0 V 0
1 W
ID n C ox (VGS VTH ) 2
2 L'
• Let’s, for now, assume that L’=L. The fact that
L’ is not equal to L is a second-order effect
known as channel-length modulation.
• Since ID only depends on VGS, MOS transistors in saturation can be
used as current sources.
SM 19
• Current Equation for NMOS:
0 ; if VGS VTH (Cut off )
W
n C ox VGS VTH VDS ; if VGS VTH , V DS 2(VGS VTH ) ( Deep Triode)
L
ID I DS
W 1 2
n C ox VGS VTH VDS VDS ; if VGS VTH , VDS VGS VTH (Triode)
L 2
1 W
n C ox (VGS VTH ) 2 ; if VGS VTH , VDS VGS VTH ( Saturation )
2 L
SM 20
• Current Equation for PMOS:
0 ; if VSG VTH (Cut off )
W
p C ox VSG VTH VSD ; if VSG VTH , VSD 2(VSG VTH ) ( Deep Triode)
L
ID I SD
W 1 2
p C ox VSG VTH VSD VSD ; if VSG VTH , VSD VSG VTH (Triode)
L 2
1 W
p C ox (VSG VTH ) 2 ; if VSG VTH , VSD VSG VTH ( Saturation )
2 L
SM 21
Regions of Operation - 1
• Regions of Operation:
Cut-off, triode (linear), and saturation (active or pinch-off)
• Once the channel is pinched off, the current through the channel is
almost constant. As a result, the I-V curves have a very small slope in
the pinch-off (saturation) region, indicating the large channel
resistance.
SM 22
• The following illustrates the transition from pinch-off to triode region for
NMOS and PMOS devices.
• For NMOS devices:

If VD increases (VG Const.), the device will go from Triode to Pinch-off.
If VG increases (VD Const.), the device will go from Pinch-off to Triode.
** In NMOS, as VDG increases the device will go from Triode to Pinch-off.
• For PMOS devices:
If VD decreases (VG Const.), the device will go from Triode to Pinch-off.
If VG decreases (VD Const.), the device will go from Pinch-off to Triode.
** In PMOS, as VGD increases the device will go from Pinch-off to Triode.
SM 23
• NMOS Regions of Operation:
• Relative levels of the terminal voltages of the enhancement-type NMOS

transistor for different regions of operation.
SM 24
• PMOS Regions of Operation:
• The relative levels of the terminal voltages of the enhancement-type

PMOS transistor for different regions of operation.
SM 25
Example:
For the following circuit assume that VTH=0.7V.
• When is the device on?
• What is the region of operation if the device is on?
• Sketch the on-resistance of transistor M1 as a function of VG.
SM 26
Transconductance - 1
• The drain current of the MOSFET in saturation region is ideally a
function of gate-overdrive voltage (effective voltage). In reality, it is also
a function of VDS.
• It makes sense to define a figure of merit that indicates how well the
device converts the voltage to current.
• Which current are we talking about?
• What voltage is in the designer’s control?
• What is this figure of merit?
ID
gm
VGS VDS Const.
SM 27
Example:
Plot the transconductance of the following circuit as a function of VDS
(assume Vb is a constant voltage).
• Transconductance in triode:
W 1 2
gm n C ox VGS VTH V DS VDS
VGS L 2 VDS Const.
W
n C ox VDS
L
• Transconductance in saturation:
1 W
gm n C ox (VGS VTH ) 2
VGS 2 L VDS Const.
W
n C ox (VGS VTH )
L
• Moral: Transconductance drops if the device enters the triode region.

SM 28
• Transconductance, gm, in saturation:
W W 2 ID
gm n C ox (VGS VTH ) 2 n C ox ID
L L VGS VTH
• If the aspect ratio is constant: gm depends linearly on (VGS - VTH).
Or gm depends on square root of ID.
• If ID is constant: gm is inversely proportional to (VGS - VTH).

Or gm depends on square root of the aspect ratio.
• If the overdrive voltage is constant: gm depends linearly on ID.

Or gm depends linearly on the aspect ratio.
SM 29
Second-Order Effects (Body Effect)
Substrate Voltage:
• So far, we assumed that the bulk and source of the transistor are at the
same voltage (VB=VS).
• If VB >Vs, then the bulk-source PN junction will be forward biased, and
the device will not operate properly.
• If VB <Vs,
– the bulk-source PN junction will be reverse biased.
– the depletion region widens, and Qdep increases.
– VTH will be increased (Body effect or Backgate effect).
• It can be shown that (what is the unit for :

2 q si N sub
VTH VTH 0 2 F VSB 2 F where
Cox
SM 30
Body Effect - 2
Example:
Consider the circuit below (assume the transistor is in the active region):
• If body-effect is ignored, VTH will be constant, and I1 will only depend on
VGS1=Vin-Vout. Since I1 is constant, Vin-Vout remains constant.
Vin Vout VTH C Const. Vin Vout VTH C D Conts.
• In general, I1 depends on VGS1- VTH =Vin-Vout-VTH (and with body effect

VTH is not constant). Since I1 is constant, Vin-Vout-VTH remains constant:
Vin Vout VTH C Const. Vin Vout VTH C
• As Vout increases, VSB1 increases, and as a result VTH increases.
Therefore, Vin-Vout Increases.
No Body Effect With Body Effect

SM 31
Body Effect - 3
Example:
For the following Circuit sketch the drain current of transistor M1 when VX
varies from - to 0. Assume VTH0=0.6V, =0.4V1/2, and 2 F=0.7V.
SM 32
Channel Length Modulation - 1
• When a transistor is in the saturation region (VDS > VGS – VTH),

the channel is pinched off.
1 W
• The drain current is I D C
n ox (VGS VTH ) 2 where L' L- L
2 L'
1 1 1 1 1
1 L
L' L L L 1 L L L
L
1 1 L 1
• Assuming L VDS we get: 1 1 VDS
L L' L L L
1 W 1 W 2
• The drain current is I D n C ox (VGS VTH ) 2 n C ox VGS VTH 1 VDS
2 L' 2 L
• As ID actually depends on both VGS and VDS, MOS transistors are
not ideal current sources (why?).
SM 33
• represents the relative variation in effective length of the channel for a given
increment in VDS
• For longer channels is smaller, i.e., L

ID
• Transconductance: gm
VGS VDS Const.
In Triode:
W
gm n C ox VDS
L
In Saturation (ignoring channel length modulation):

W W 2 ID
gm n C ox (VGS VTH ) 2 n C ox ID
L L VGS VTH
In saturation with channel length modulation:
W W 2 ID
gm n C ox (VGS VTH ) 1 VDS 2 n C ox ID 1 VDS
L L VGS VTH
• The dependence of ID on VDS is much weaker than its dependence on VGS
SM 34
Example:
Given all other parameters constant, plot ID-VDS characteristic of an NMOS
for L=L1 and L=2L1
W 1 2
• In Triode Region: ID n Cox
L
VGS VTH VDS
2
VDS
ID W
Therefore :
VDS L
1 W
• In Saturation Region: ID nCox VGS VTH 2 1 VDS
2 L
ID 1 W
So we get : nCox VGS VTH 2
VDS 2 L
ID W W
Therefore :
VDS L L2
• Changing the length of the device from L1 to 2L1 will flatten the ID-VDS
curves (slope will be divided by two in triode and by four in saturation).
• Increasing L will make a transistor a better current source, while
degrading its current capability.
• Increasing W will improve the current capability.
SM 35
Sub-threshold Conduction
• If VGS < VTH, the drain current is not zero.
• The MOS transistors behave similar to BJTs.
VBE
VT
• In BJT: I C IS e
VGS
VT
• In MOS: I D I0 e
• As shown in the figure, in MOS transistors, the drain current drops by

one decade for approximately each 80mV of drop in VGS.
• In BJT devices the current drops faster (one decade for approximately
each 60mv of drop in VGS).
• This current is known as sub-threshold or weak-inversion conduction.
SM 36
CMOS Processing Technology
• Top and side views of a typical CMOS process
SM 37
CMOS Processing Technology
• Different layers comprising CMOS transistors
SM 38
Photolithography (Lithography)
• Used to transfer circuit layout information to the wafer
SM 39
Typical Fabrication Sequence
SM 40
Self-Aligned Process
• Why source and drain junctions are formed after the gate oxide
and polysilicon layers are deposited?
SM 41
Back-End Processing
• Oxide spacers and silicide
SM 42
Back-End Processing
• Contact and metal layers fabrication
SM 43
Back-End Processing
• Large contact areas should be avoided to minimize the
possibility of spiking
SM 44
MOS Layout - 1
• It is beneficial to have some insight into the layout of the MOS devices.
• When laying out a design, there are many important parameters we

need to pay attention to such as: drain and source areas,
interconnects, and their connections to the silicon through contact
windows.
• Design rules determine the criteria that a circuit layout must meet for a
given technology. Things like, minimum length of transistors, minimum
area of contact windows, …
SM 45
MOS Layout - 2
Example:
Figures below show a circuit with a suggested layout.
• The same circuit can be laid out in different ways, producing different
electrical parameters (such as different terminal capacitances).
SM 46
Device Capacitances - 1
• The quadratic model determines the DC behavior of a MOS transistor.
• The capacitances associated with the device are important when
studying the AC behavior of that device.
• There is a capacitance between any two terminals of a MOS transistor.
So there are 6 capacitances in total.
• The Capacitance between Drain and Source is usually negligible
(CDS=0).
• These capacitances will depend on the region of operation (Bias

values).
SM 47
• The following will be used to calculate the capacitances between
terminals:
ox
1. Oxide Capacitance: C W L C , C ox
1 t ox
ox
q N sub
2. Depletion Capacitance: C2 C dep W L
4
si
3. Overlap Capacitance: C3 C4 C ov W LD C ox C fringe
4. Junction Capacitance:
Sidewall Capacitance: C jsw C j0
C jun m
VR
Bottom-plate Capacitance: Cj 1
B
C5 C6 Cj C jsw
SM 48
In Cut-off:
1. CGS: is equal to the overlap capacitance. C C C GS ov 3
2. CGD: is equal to the overlap capacitance. C C C GD ov 4
3. CGB: is equal to Cgate-channel = C1 in series with Cchannel-bulk = C2.
4. CSB: is equal to the junction capacitance between source and

bulk.
5. CDB: is equal to the junction capacitance between source and
bulk.
C SB C 5
C DB C6
SM 49
In Triode:
• The channel isolates the gate from the substrate. This means that if VG
changes, the charge of the inversion layer are supplied by the drain
and source as long as VDS is close to zero. So, C1 is divided between
gate and drain terminals, and gate and source terminals, and C2 is
divided between bulk and drain terminals, and bulk and source
terminals.
C
1. CGS: CGS C ov 21
2. CGD: CGD Cov C1
2
3. CGB: the channel isolates the gate from the substrate. CGB 0
C2
4. CSB: C SB C 5
2
5. CDB: C 2
C DB C 6
2
SM 50
In Saturation:
• The channel isolates the gate from the substrate. The voltage across
the channel varies which can be accounted for by adding two
equivalent capacitances to the source. One is between source and
gate, and is equal to two thirds of C1. The other is between source and
bulk, and is equal to two thirds of C2.
2
1. CGS: C C 3 C
GS ov 1
2. CGD: C
GD C ov
3. CGB: the channel isolates the gate from the substrate. C 0 GB
4. CSB: CSBC 5
2
C 2
3
5. CDB: C
DB C 6
SM 51
• In summary:
Cut-off Triode Saturation
C1 2
CGS C ov C ov C ov
3
C1
2
C1
CGD C ov C ov C ov
2
CGB C1 C 2
C GB C1 0 0
C1 C 2
C2
CSB C5 C5
2 C5
2
C2
3
C2
CDB C6 C6
2
C6
SM 52
Importance of Layout
Example (Folded Structure):
Calculate the gate resistance of the circuits shown below.
Folded structure:
• Decreases the drain capacitance
• Decreases the gate resistance
• Keeps the aspect ratio the same
SM 53
Passive Devices
• Resistors
SM 54
Passive Devices
• Capacitors:
SM 55
Passive Devices
• Capacitors
SM 56
Passive Devices
• Inductors
SM 57
Latch-Up
• Due to parasitic bipolar transistors in a CMOS process
SM 58
Small Signal Models - 1
• Small signal model is an approximation of the large-signal model
around the operation point.
• In analog circuits most MOS transistors are biased in saturation region.
• In general, ID is a function of VGS, VDS, and VBS. We can use this Taylor
series approximation:
ID ID ID
Taylor Expansion : I D I D0 VGS VDS VBS second order terms
VGS VDS VBS
ID ID ID V DS
ID VGS VDS VBS gm VGS g mb VBS
VGS VDS VBS ro
SM 59
1 W 1 W 2
• Current in Saturation: I D n C ox (VGS VTH ) 2 n C ox VGS VTH 1 VDS
2 L' 2 L
ID ID ID
• Taylor approximation: ID VGS VDS VBS
VGS VDS VBS
• Partial Derivatives:
ID W
n C ox (VGS VTH ) 1 V DS gm
VGS L
ID 1 W 1
n C ox (VGS VTH ) 2 ID
V DS 2 L ro
ID ID VTH W
n C ox (VGS VTH ) 1 V DS
V BS VTH V BS L 2 2 F VSB
gm gm g mb
2 2 F VSB
SM 60
• Small-Signal Model:
v DS
iD g m vGS g mb v BS
ro
• Terms, gmvGS and gmbvBS, can be modeled by dependent sources.

These terms have the same polarity: increasing vG, has the same
effect as increasing vB.
• The term, vDS/ro can be modeled using a resistor as shown below.
PMOS :
D
GO - 0
V56 gmvsc.pro }9mb

'
p
+ VSB
so
^ i t
VSB
-
1=10 B
channel
r# 0
length mod
.
body
effect
SM 61
• Complete Small-Signal Model with Capacitances:
• Small signal model including all the capacitance makes the intuitive
(qualitative) analysis of even a few-transistor circuit difficult!
• Typically, CAD tools are used for accurate circuit analysis
• For intuitive analysis we try to find a simplest model that can represent
the role of each transistor with reasonable accuracy.
SM 62
Circuit Impedance - 1
• It is often useful to determine the impedance of a circuit seen from a
specific pair of terminals.
• The following is the recipe to do so:

1. Connect a voltage source, VX, to the port.
2. Suppress all independent sources.
3. Measure or calculate IX.
V
R X
I
X
X
SM 63
Example:
• Find the small-signal impedance of the following current
sources.
• We draw the small-signal model, which is the same for both
circuits, and connect a voltage source as shown below:
v v
i X
g v X
r r
X m GS
o o
v
R X
r
i
X o
X
SM 64
Example:
• Find the small-signal impedance of the following circuits.
• We draw the small-signal model, which is the same for both
circuits, and connect a voltage source as shown below:
v v
i X
g v g v X
g v g v
r r
X m GS mb BS m X mb X
o o
v 1 1 1
R X
r
X
i 1 o
g g
X
g g m mb
r
m mb
o
SM 65
Example:
• Find the small-signal impedance of the following circuit. This
circuit is known as the diode-connected load, and is used
frequently in analog circuits.
• We draw the small-signal model and connect the voltage

source as shown below:
v v 1
i g v
X
g v v g X
r r r
X m GS m X X m
o o o
v 1 1
R X
r
X
i 1 o
g
X
g m
r
m
o
• If channel length modulation is ignored (ro= we get:

1 1 1
R r
g g g
X o
m m m
SM 66
Example:
• Find the small-signal impedance of the following circuit. This
circuit is a diode-connected load with body effect.
v v
i X
g v g v X
g v g v
r r
X m GS mb BS m X mb X
o o
1
v g g
r
X m mb
o
v 1 1 1 1
R X
r r
X
i 1 o
g g
o
g g
X
g g m mb m mb
r
m mb
o
• If channel length modulation is ignored (ro= we get:

1 1 1 1 1
R r
g g g g g g g g
X o
m mb m mb m mb m mb
SM 67
Short-Channel Effects
• Threshold Reduction
– Drain-induced barrier lowering (DIBL)
• Mobility degradation
• Velocity saturation
• Hot carrier effects

– Substrate current
– Gate current
• Output impedance variation
SM 68
Threshold Voltage Variation in Short Channel Devices
• The Threshold of transistors fabricated on the same chip decreases as

the channel length decreases.
• Intuitively, the extent of depletion regions associated with drain and

source in the channel area, reduces the immobile charge that must be
imaged by the charge on the gate.
SM 69
Drain-Induced Barrier Lowering (DIBL)
When the channel is short, the drain

voltage increases the channel surface
potential, lowering the barrier to flow
charge from source (think of increased
electric field) and therefore, decreasing
the threshold.
SM 70
Effects of Velocity Saturation
• Due to drop in mobility at high electric fields
• (a) Premature drain current saturation and (b) reduction in gm
SM 71
Hot Carrier Effects
• Short channel devices may experience high lateral drain-source
electric field
• Some carriers that make it to drain have high velocity (called

“hot” carriers)
• “Hot” carriers may “hit” silicon atoms at high speed and cause
impact ionization
• The resulting electron and holes are absorbed by the drain and
substrate causing extra drain-substrate current
• Really “hot” carriers may be injected into gate oxide and flow out
of gate causing gate current!
SM 72
Output Impedance Variation
Recall the definition of .
SM 73
Output Impedance Variation in Short-Channel Devices
SM 74
Output Impedance Variation in Short-Channel Devices
SM 74

01 - Background

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

01 - Background

Uploaded by

Copyright:

Available Formats

ELEC 401: Analog CMOS Integrated Circuit Design

Department of Electrical and Computer Engineering

Technical contributions of Pedram Lajevardi in revising the slides is greatly acknowledged.

Chapters 2, 16, and 17 of the Razavi’s book: Design of Analog

• Transistor are semiconductor devices that can be classified as

– Bipolar Junction Transistors (BJTs)

– Field Effect Transistors (FETs)

• Depletion-Mode FETs or (e.g., JFETs)

• Enhancement-Mode FETs (e.g., MOSFETs)

• The voltage of the Gate terminal determines the type of connection

VG high Device is ON Device is OFF

© Microelectronic Circuits, 2004 Oxford University Press

LD: Due to Side Diffusion

Poly-silicon used instead of Metal

• As mentioned, NMOS and PMOS devices have 4 terminals:

• In PMOS Devices: Source hole Drain

• Current flow determines which terminal is Source and which one

• As mentioned before, in NMOS devices charge carriers in the

• Increasing gate voltage above this threshold (denoted by VTH or Vt)

© Microelectronic Circuits, 2004 Oxford University Press

MS Built - in Potential gate Silicon

• Typically threshold voltage is adjusted by ion implantation into the

• When VDS is zero, there is no horizontal electric field present in the

• Current in terms of V(x):

• Long-channel current equation:

• For very small VDS (deep Triode Region):

If VDS 2 VGS VTH :

© Microelectronic Circuits, 2004 Oxford University Press

• If VDS > VGS – VTH, the transistor is in saturation (active) region,

L' VGS VTH

0 ; if VGS VTH (Cut off )

0 ; if VSG VTH (Cut off )

© Microelectronic Circuits, 2004 Oxford University Press

• For NMOS devices:

© Microelectronic Circuits, 2004 Oxford University Press

• Relative levels of the terminal voltages of the enhancement-type NMOS

© Microelectronic Circuits, 2004 Oxford University Press

• The relative levels of the terminal voltages of the enhancement-type

• What is the region of operation if the device is on?

• Sketch the on-resistance of transistor M1 as a function of VG.

• Which current are we talking about?

• What voltage is in the designer’s control?

• What is this figure of merit?

• Moral: Transconductance drops if the device enters the triode region.

• If ID is constant: gm is inversely proportional to (VGS - VTH).

• If the overdrive voltage is constant: gm depends linearly on ID.

• It can be shown that (what is the unit for :

• In general, I1 depends on VGS1- VTH =Vin-Vout-VTH (and with body effect

No Body Effect With Body Effect

• When a transistor is in the saturation region (VDS > VGS – VTH),

• For longer channels is smaller, i.e., L

In Saturation (ignoring channel length modulation):

• As shown in the figure, in MOS transistors, the drain current drops by

• This current is known as sub-threshold or weak-inversion conduction.

• When laying out a design, there are many important parameters we

• These capacitances will depend on the region of operation (Bias

3. Overlap Capacitance: C3 C4 C ov W LD C ox C fringe

2. CGD: is equal to the overlap capacitance. C C C GD ov 4

3. CGB: is equal to Cgate-channel = C1 in series with Cchannel-bulk = C2.

4. CSB: is equal to the junction capacitance between source and

3. CGB: the channel isolates the gate from the substrate. C 0 GB

• In analog circuits most MOS transistors are biased in saturation region.

• Terms, gmvGS and gmbvBS, can be modeled by dependent sources.

V56 gmvsc.pro }9mb