Professional Documents
Culture Documents
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Types of Logic Families
❖ Inputs to the NOR gate shown above are ‘input1’ & ‘input2’.
The inputs applied at these terminals represent either logic
level HIGH (1) or LOW (0).
❖ If both the inputs are LOW, then both the transistors are in
cut-off i.e. they are turned-off. Thus, voltage Vcc appears at
output I.e. HIGH.
❖ The base resistances and the number of the inputs are chosen
(limited) so that only one logical "1" is sufficient to create base-
emitter voltage exceeding the threshold and, as a result,
saturating the transistor.
❖ If all the input voltages are low (logical "0"), the transistor is
cut-off. The pull-down resistor R1 biases the transistor to the
appropriate on-off threshold.
Limitations:
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Diode-Transistor Logic(DTL)
❖ Three inputs to the gate are applied through three diodes viz.
D1, D2 and D3. The diode will conduct only when
corresponding input is LOW.
AND NOR
OR
DIGITAL ELECTRONICS
Transistor-Transistor Logic (TTL) family
➢ Schottky TTL
DIGITAL ELECTRONICS
Transistor-Transistor Logic (TTL) family
Disadvantages:
1. Noise immunity is not very high; so TTL gates cannot be used
in applications where large noise voltages exist.
2. Because of isolation problems, which require more chip
space, TTL VLSI circuits are not possible in its conventional form.
3. Power dissipation of TTL gates is much higher than that of
MOS gates.
4. Cost of TTL gates is higher than that of NMOS/CMOS gates,
when MSI and LSI gates are considered.
5. TTL gates generate transient voltages at switching instants.
6. Wired-OR capability is not possible for the conventional TTL
gates; open-collector gates are required for this application.
THANK YOU
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Emitter Coupled Logic (ECL) family
❖ The basic gate of ECL family is NOR gate (OR and NOR
together) as shown in diagram. The output1 is OR output
while ouput2 is NOR output.
Advantages of ECL:
Disadvantages of ECL:
❖ Both are controlled by the same input signal (input A), the
upper transistor turning off and the lower transistor turning on
when the input is “high” (1), and vice versa.
❖ The upper transistors of both pairs (Q1 and Q2) have their
source and drain terminals paralleled, while the lower
transistors (Q3 and Q4) are series-connected.
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Characteristics of Logic Families
Speed=1/ tp
❖ This term is derived from the fact that the output of the gate
can supply a limited amount of current above which it ceases
to operate properly and is said to be overloaded.
DIGITAL ELECTRONICS
Characteristics of Logic Families
Power Dissipation:
In other way,
DIGITAL ELECTRONICS
Characteristics of Logic Families
DIGITAL ELECTRONICS
Characteristics of Logic Families
DIGITAL ELECTRONICS
Characteristics of Logic Families
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Data Converters-Introduction
Data Converters
Data Converters
❖ The computer may add sound effect such as echo and adjust
the tempo and pitch of the music.
❖ Recall that the bits of a binary number can have only one of the
two values. i.e., either 0 or 1.
❖ Let the 3-bit binary input is b2b1b0. Here, the bits b2 and b0
denote the Most Significant Bit (MSB) and Least Significant Bit
(LSB) respectively.
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Analog-to-Digital Converters(ADCs)
❖ There are two types of ADCs: Direct type ADCs and Indirect
type ADC.
Advantages:
❖ It is the fastest type of ADC because the conversion is
performed simultaneously through a set of comparators,
hence referred as flash type ADC. Typical conversion time is
100ns or less.
Disadvantages:
❖ It is not suitable for higher number of bits.
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Counter Type ADC
❖ The number of clock pulses increases with time and the analog
input voltage VD is a rising staircase waveform as shown in
figure below.
❖ The counting will continue until the DAC output VD, equals and
just rises more than unknown analog input voltage VA.
❖ Then the comparator output becomes low and this disables the
AND gate from passing the clock.
❖ The counting stops at the instance VA< VD, and at that instant
the counter stops its progress and the conversion is said to be
complete.
DIGITAL ELECTRONICS
Counter Type ADC
Ts >= (2N-1) T
DIGITAL ELECTRONICS
Counter Type ADC
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Successive Approximation ADC
❖ When the start command is applied, the SAR sets the MSB to
logic 1 and other bits are made logic 0, so that the trial code
becomes 1000.
DIGITAL ELECTRONICS
Successive Approximation ADC
1. The MSB is initially set to 1 with the remaining three bits set
as 000. The digital equivalent voltage is compared with the
unknown analog input voltage.
4. The above steps are more accurately illustrated with the help of
an example as follows:
❖ Let us assume that the 4-bit ADC is used and the analog input
voltage is VA = 11 V. when the conversion starts, the MSB bit is
set to 1.
Advantages:
Disadvantages:
1 Circuit is complex.
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Dual Ramp Type ADC
Operation:
❖ At the end of the fixed time period t1, the ramp output of
integrator is given by
∴VS=-VA/RC×t1
DIGITAL ELECTRONICS
Dual Ramp Type ADC
❖ When the counter reaches the fixed count at time period t1,
the binary counter resets to 0000 and switches the integrator
input to a negative reference voltage –Vref.
❖ Now the ramp generator starts with the initial value –Vs and
increases in positive direction until it reaches 0V and the
counter gets advanced.
∴VS=Vref/RC×t2
➢ Where Vref & RC are constants and time period t2 is variable.
The dual ramp output waveform is shown below.
DIGITAL ELECTRONICS
Dual Ramp Type ADC
∴Vref/RC×t2=-VA/RC×t1
∴t2=-t1×VA/Vref
∴VA=-Vref×t1/t2
Digital output=(counts/sec) t2
∴Digital output=(counts/sec)[t1×VA/Vref ]
DIGITAL ELECTRONICS
Dual Ramp Type ADC
THANK YOU
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273
DIGITAL ELECTRONICS
GAYATHRI DEVI B
GAYATHRI DEVI B
Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Summary
❖ The families (RTL, DTL, and ECL) were derived from the logic
circuits used in early computers, originally implemented
using discrete components.
DIGITAL ELECTRONICS
Summary
❖ The PMOS and I2L logic families were used for relatively short
periods, mostly in special purpose custom large-scale
integration circuits devices and are generally considered
obsolete.
❖ One widely used DAC design is the R-2R network. This uses
two resistors values with one twice as large as the other. This
lets R-2R scale easily as a method of using resistors to
attenuate and transform the input digital signal and get the
digital to analog converter working.
❖ There are two types of ADCs: Direct type ADCs and Indirect
type ADC. This chapter discusses about the Direct type ADCs in
detail.
Application of ADC
•Used together with the transducer.
•Used in computer to convert the analog signal to digital signal.
•Used in cell phones.
•Used in microcontrollers.
•Used in digital signal processing.
•Used in digital storage oscilloscopes.
•Used in scientific instruments.
•Used in music reproduction technology etc.
DIGITAL ELECTRONICS
Summary
Application of DAC
Gayathri Devi B
Department of Electrical & Electronics Engineering
gayathridb@pes.edu
+91 80 6666 3333 Extn 273