Professional Documents
Culture Documents
(a) Buck μModule Regulator Configured (b) Buck μModule Regulator Configured
for Positive Output Voltages for Negative Output Voltages
Figure 1. How to Configure a Buck Module for Negative Output Voltages
12/11/1021
VIN
VIN VOUT
20V TO 24V
RUN/SS AUX
4.7μF BIAS
750kHz LTM8025
0.01μF –7V
750kHz SHARE PGOOD
5V –12V 22μF
SYNC
0V RT ADJ
100k CMDSH2-3 63.4k GND 34.8k
–VOUT
–12V AT 2A
dn1021 F02
–12V Output Application the LTM8025. Figure 3 shows the start-up waveforms
The LTM8025 is a 36VIN, 3A step-down μModule for the –12V output application.
converter that can support output voltages up to 24V. Run/Shutdown
With minimal design effort, it can be easily config- The LTM8025 has a RUN/SS pin that provides shutdown
ured to generate negative output voltages. Figure 2 shows along with soft-start functions. In order to shut down
an LTM8025 schematic generating –12V at 2A from an the part, the RUN/SS pin must be pulled below 0.2V. For
input range of 20V to 24V. The actual input voltage seen by negative output applications, the LTM8025 GND is tied
the LTM8025 is VIN’ = VIN – (–VOUT). For instance, if VIN to –VOUT. So, the RUN/SS voltage must be below 0.2V
= 20V, VIN’ = 20V – (–12V) = 32V. Because the maximum above –VOUT to turn off the part, whereas it must be tied
input rating of the LTM8025 is 36V, the input supply in to 2.5V above –VOUT for normal operation.
this specific application is limited to 24V.
Conclusion
Additionally, the internal oscillator of the LTM8025 can Step-down μModule regulators, such as the LTM8025,
be synchronized by applying an external 250kHz to 2MHz can be easily configured for negative output voltages. For
clock signal to the SYNC pin. For negative output volt- negative outputs, the LTM8025 operates as an inverting
ages, the clock must be level-shifted to account for the buck-boost, so the maximum allowable output current is
lower potential. This example has a 0V to 5V, 750kHz lower than typical buck topologies. If synchronization is
input clock signal. By adding a few passive components, desired, proper level-shifting circuitry is required. For a
the input clock is level-shifted to produce a –12V to complete description of the LTM8025, including opera-
–7V signal, which is then applied to the SYNC pin of tion and applications information, refer to the data sheet.
VIN
10V/DIV
RUN/SS
2V/DIV
VOUT
10V/DIV
dn1021 F03
200μs/DIV
–
+
To shut down the part, apply a logic low input to force the
Run voltage to the same potential as the negative output. VIN VOUT
SCHOTTKY
μModule DIODE
REGULATOR (OPTIONAL)
LOGIC CIN COUT
HIGH
Q1 GND
LOGIC INPUT
0V R2 –VOUT
dn1021 F06
R1 TO RUN PIN
OF μMODULE
REGULATOR Figure 6. Step-Down μModule Regulator with
R3 Schottky Diode Protection for Negative Output
VIN
VIN VOUT
20V TO 48V 4.7μF
×2 LTM8027
5V RUN BIAS1
2N3906
LOGIC INPUT SS BIAS2 SCHOTTKY
0V 22μF DIODE
20k SYNC AUX ×4 (OPTIONAL)
20k
RT ADJ
GND
20k 48.7k 56.2k
VOUT
–12V
dn1021 F05
3A