Module B

UNIT-IV Combinational Logic Design styles

Part 3: Static ,Ratioed , Pass Transistor
logic styles
Prepared by
Prof. S.Malarvizhi

04/27/2024 1
04/27/2024 2
 Basics of NMOS and PMOS

NMOS On off
PMOS On off

04/27/2024 3
 Static CMOS Circuit

Why static? At every point in time each gate output is connected to either VDD
or Vss via a low-resistive path.

Complementary CMOS
Concept: PUN provides connection between out and VDD at all time when F=1, PDN in
verse versa .

04/27/2024 4
 NMOS – strong 0 week 1
PMOS- strong1 week 0

04/27/2024 5
 Basics for function implementation
• NMOS Transistors in Series/Parallel Connection

04/27/2024 6
 Construction-NAND Gate

04/27/2024 7
 Construction- NOR Gate

04/27/2024 8
 Example

04/27/2024 9
 Other examples
• F=A+BC
• F=(A+B).(C+D)

04/27/2024 10
 Properties of Complementary CMOS
Gates

 High noise margins: exhibit rail to rail swing

VOH =vdd and VOL = GND respectively.
 No static power consumption:
Circuit is designed such that the pull up and pull down are
mutually exclusive.
 Complementary gates are naturally inverting, implementing
functions of NAND, NOR, XNOR . To realize non-inverting (AND<OR)
needs extra inverter.
 NO of transistor required to implement N-input logic gates is 2N.

04/27/2024 11
VTC is data dependent for NAND gate

04/27/2024 12
 Propagation Delay Analysis - The Switch Model

Delay depends on input

patterns

 If A=B=0 : two PMOS is ON delay=0.69*Rp/2*CL.

 If A=0,B=1 / A=1, B=0 -One PMOS device is on delay=0.69*Rp*CL.
 For PDN : A=1, B=1 then delay= 0.69 *2Rn*CL.
 Adding device in series in PDN slow down the circuit, so device must be wider to avoid
penalty.
 For the NAND gate to have the same pull down delay tphl as a minimum sized inverter, the
NMOS in PDN must be made twice as wide so that the equivalent resistance of the NAND
pull down network is the same as the inverter.
 PMOS size remains unchanged.
04/27/2024 13
 NOR gate sizing

 Worst case pull down is when any one input is 1 (either A=1 or B=1) .Assume that goal is
NOR should give the same delay of inverter. ( device size : nmos of 0.5um/0.25 um and
pmon of 1.5 um/0.25 um)
 M1 and M2 must have the same width of nmos inverter.
 For the output to be pulled high , both must be ON, since resistance add in seies, the device
must be madw two times larger compared with width of pmos inverter M3,M4 size is to be
3 um/0.25um).
 Mobility of pmos is lower relative to nmos, stacking device in series must be avoided.
 NAND implementation is preferred than NOR for generic logic implementation.
04/27/2024 14
 Limitation of Complementary CMOS design
• Number of transistor required to implement a N input Fan-in
gate is 2N. This can result in large implementation area.
• Propagation delay is detoriate rapidly as a function of Fan-in.
• Delay for high to low varies quadratic , low to high varies
linearly with number of gates added to input.
• Optimum value: fan-in greater than 4 or equal to 4 to be
avoided.

04/27/2024 15
 Ratioed Logic
Concept :
 Ratioed logic is an attempt to reduce the number of transistors required to implement a
given logic function, at the cost of reduced robustness and extra power dissipation.
 The purpose of the PUN in complementary CMOS is to provide a conditional path
between VDD and the output when the PDN is turned off.
 In ratioed logic, the entire PUN is replaced with a single unconditional load device that
pulls up the output for a high output. Instead of a combination of active pull-down and
pull-up networks, such a gate consists of an NMOS pull-down network that realizes the
logic function, and a simple load device.
 An example of ratioed logic, which uses a grounded PMOS load and is referred to as a
pseudo-NMOS gate.
 N+1 required transisters.

04/27/2024 17
 Why ratioed?

• VoH of pseudo NMOS is VDD , when output is pulled high,

otherwords pull down devices are off.
• Nominal VoL is not 0 , since there is contention between the
devices in PDN and grounded PMOS load device. This results
in low noise margin and more static power dissipation. .
• Sizing of the load device relative to pull down devices can be
used to trade off the parameters such as noise margin,
propagation delay and power dissipation.
• Voltage swing on the output and overall functionality of the
gate depends on the ratio of pmos and nmos sizes the circuit
is called ratioed.

04/27/2024 18
 Computing the dc-transfer characteristic of the pseudo-NMOS proceeds along paths
similar to those used for its complementary CMOS counterpart.
The value of VOL is obtained by equating the currents through the driver and load
devices for Vin = VDD.
At this operation point, it is reasonable to assume that the NMOS device resides in
linear mode (since the output should ideally be close to 0V), while the PMOS load is
saturated.

 To keep VoL to be small, size of PMOS to be smaller than NMOS, but it affect the
propagation delay.
 Major disadvantage of pseudo-nmos gate is static power dissipation when the output is low.
 Pseudo-NMOS

04/27/2024 20
Differential Cascade Voltage Switch Logic DCVSL
 Gate combines the two concepts – differential logic and positive feedback.
 Differential gate needs each input and its complement say input A, A’. Outputs is
also say Y and Y’.
 Feedback mechanism ensures that the load device is turned off when not needed.
 Merits: both out put and its complement is provided, it eliminate extra inverter.
 Reduces number of gate by factor of two.
 For high speed devices the timing problem is handled in DCVSL

Your observations:
 PDN1 And PDN2 are mutually exclusive
(when one is on other is off).
 Turning on PDN1 , makes out to
discharge ,when out is VDD-|Vtp| , the
M2 is on and starts charging Out’ to VDD,
eventually turning off M1. This makes out
to be discharged completely to GND.
 Rail to rail swing is obtained. Static power
dissipation is eliminated.

04/27/2024 21
 Timing of gate +inverter Vs DCVSL

Demerits: Differential nature doubles the number of wires for routing. The dynamic
power dissipation is also high

04/27/2024 22
XOR –XNOR , NAND and AND implementation
 PASS Transistor logic PTL

B=VDD : copies A to F.
B=0: passes 0 to F

Requirement of transistors is 2 , compared with 6 numbers for AND gate

implementation. Lower capacitance as the devices are less in number.

04/27/2024 24
 Method of cascading PASS transistor logic
PTL

04/27/2024 25
Differential Pass Transistor Logic DPL / CPL

04/27/2024 26
 Differential Pass Transistor Logic DPL / CPL

• Since the circuits are differential, complementary data inputs

and outputs are always available. some complex gates such as
XORs and adders can be realized efficiently with a small
number of transistors.
• Availability of both polarities of every signal eliminates the
need for extra inverters, as is often the case in static CMOS or
pseudo-NMOS.
• CPL is noise resilience , because the output-defining nodes
are always connected to either VDD or GND through a low
resistance path.
• The design is very modular. More complex gates can be built
by cascading the standard pass-transistor modules.

04/27/2024 27
 Limitations of DPL
Suffers from static power dissipation and reduced noise margins, since the
high input to the signal-restoring inverter only charges up to VDD-VTn.
Methods :
I. Level restoration.
II. Multiple-threshold transistors
III. Transmission gate logic

04/27/2024 28
 Transmission Gate Logic
• The most widely-used solution to deal with the voltage-drop problem is the use of
transmission gates.
• It builds on the complementary properties of NMOS and PMOS transistors: NMOS devices
pass a strong 0 but a weak 1, while PMOS transistors pass a strong 1 but a weak 0. The ideal
approach is to use an NMOS to pull-down and a PMOS to pull-up.
• The transmission gate combines the best of both device flavors by placing a NMOS device in
parallel with a PMOS device.
• Control signals to the transmission gate (C and C’ ) are complementary. The transmission
gate acts as a bidirectional switch controlled by the gate signal C. When C = 1, both MOSFETs
are on, allowing the signal to pass through the gate. A .B if C=1
• On the other hand, C = 0 places both transistors in cutoff, creating an open circuit between
nodes A and B.

04/27/2024 29
04/27/2024 30
 2 to 1 mux
X=A.S
Y=BS’
selects input A or B based on the value of the control signal S

X
F’
Y

04/27/2024 31
 Example

04/27/2024 32
 Drawback of Transmission gate
•An important consideration is the delay associated with a chain of
transmission gates.

•Propagation delay is proportional to n *n and increases rapidly with the

number of switches in the chain.

04/27/2024 33
 Solution

04/27/2024 34
 Dynamic Logic
• PDN (pull-down network) is constructed exactly as in
complementary CMOS.
• The operation of this circuit is divided into two major phases:
(i)precharge ,(ii) evaluation and the mode of operation determined
by the clock signal CLK.

04/27/2024 35
 Phase :Precharge (CLK=0)

• When CLK = 0 -> the output node Out is

precharged to VDD by the PMOS transistor Mp &
the evaluate NMOS transistor Me is off, so that
the pull-down path is disabled.
• evaluation MOSFET eliminates any static power
that would be consumed during the precharge
period (this is, static current would flow between
the supplies if both the pull down and the
precharge device were turned on simultaneously).

04/27/2024 36
 Phase 2: Evaluation (CLK=1)
• When CLK = 1 -> the precharge transistor Mp is off & evaluation
transistor Me is turned on.
• The output is conditionally discharged based on the input values and
the pull-down topology.
• If the inputs are such that the PDN conducts, then a low resistance path
exists between Out and GND and the output is discharged to GND.
• If the PDN is turned off, the precharged value remains stored on the
output capacitance CL, which is a combination of junction capacitances,
the wiring capacitance, and the input capacitance of the fan-out gates.
• once Out is discharged, it cannot be charged again till then next
precharge operation.
• The inputs to the gate can therefore make at most one transition during
evaluation. Notice that the output can be in the high-impedance state
during the evaluation period if the pull-down network is turned off. This
behavior is fundamentally different from the static counterpart that
always has a low resistance path between the output and one of the
04/27/2024 37
power rails.
 Dynamic logic design : ((A.B)+C)’
 During the precharge phase (CLK=0), the output is
precharged to VDD regardless of the input values since the
evaluation device is turned off.
 During evaluation (CLK=1), a conducting path is created
between Out and GND if (and only if) A·B+C is TRUE.
Otherwise, the output remains at the precharged state of VDD.

04/27/2024 38
 Properties of dynamic logic gate
• logic function is implemented by the NMOS pull-down network PDN and
construction of the PDN is the same as static CMOS.
• number of transistors N + 2 versus 2N for static case.
• non-ratioed -> sizing of the PMOS precharge device is not important for
realizing proper functionality of the gate. (size of the precharge device can
be made large to improve the low-to-high transition time -> a trade-off
with power dissipation since a larger precharge device directly increases
clock-power dissipation.
• consumes dynamic power -> Ideally, no static current path ever exists
between VDD and GND. The overall power dissipation higher compared
to a static logic gate.
• logic gates have faster switching speeds. Reasons: (i) due to the reduced
load capacitance attributed to the lower number of transistors per gate
and the single-transistor load per fan-in. (ii) dynamic gate does not have
short circuit current, and all the current provided by the pull-down devices
goes towards discharging the load capacitance.
• it is reasonable to set the switching threshold (VM) as well as VIH and VIL
of the gate equal to VTn. This translates to a low value for the NML.
04/27/2024 39
 Identify the circuit

04/27/2024 40
 Identify the circuit

04/27/2024 41
 Issues in Dynamic Design

I. charge leakage
II. charge sharing
III. backgate coupling
IV. clock feedthrough

04/27/2024 42
•
Charge leakage
Operation of a dynamic gate relies on the dynamic storage of the output value on a
capacitor.
• If the pull-down network is off, the output should ideally remain at the pre charged state
of VDD during the evaluation phase.
• this charge gradually leaks away due to leakage currents, eventually resulting in a
malfunctioning of the gate.
• Source 1 and 2 are the reverse-biased diode and sub-threshold leakage of the NMOS pull-
down device M1, respectively.
• charge stored on CL will slowly leak away due these leakage sources.
• Dynamic circuits therefore require a minimal clock rate, which is typically on the order of a
few kHz. This makes the usage of dynamic techniques unattractive for low performance
products such as watches, or processors that use conditional clocks

04/27/2024 43
 Cascading Dynamic Gates

cascading problem arises because the outputs of each gate—and hence the inputs to the next
stages—are precharged to 1.
Assume that the primary input In makes a 0 → 1 transition On the rising edge of the clock,
output Out1 starts to discharge. The second output should remain in the precharged state of
VDD as its expected value is 1.
• there is a finite propagation delay for the input to discharge Out1 to GND. Therefore, the
second output also starts to discharge. As long as Out1 exceeds the switching threshold of
the second gate, which approximately equals VTn, a conducting path exists between Out2
and GND, and precious charge is lost at Out2. The conducting path is only disabled once
Out1 reaches VTn, and turns off the NMOS pull-down transistor. This leaves Out2 at an44
04/27/2024
 Reason for cascading problem:
 Cascading problem arises because the outputs of each gate—and
hence the inputs to the next stages—are precharged to 1.
 This may cause inadvertent discharge in the beginning of the
evaluation cycle. Setting all the inputs to 0 during precharge
addresses that concern.
 When doing so, all transistors in the pull-down network are turned
off after precharge, and no inadvertent discharging of the storage
capacitors can occur during eval uation.
 Correct operation is guaranteed as long as the inputs can only make
a single 0 → 1 transition during the evaluation period2.
 Transistors are only be turned on when needed, and at most once
per cycle.
 Domino Logic
• Concept. A Domino logic module consists of
an n-type dynamic logic block followed by a
static inverter .
• During precharge, the output of the n type
dynamic gate is charged up to VDD, and the
output of the inverter is set to 0.
• During evaluation, the dynamic gate conditionally
discharges, and the output of the inverter makes
a conditional transition from 0 → 1.
• If one assumes that all the inputs of a Domino
gate are outputs of other Domino gates, then it is
ensured that all inputs are set to 0 at the end of
the precharge phase, and that the only transitions
during evaluation are 0 → 1 transitions.
• The formulated rule is hence obeyed.
• The introduction of the static inverter has the
additional advantage that the fan-out of the gate
is driven by a static inverter with a low impedance
output, which increases noise immunity.
04/27/2024 46
 Domino CMOS properties

• Since each dynamic gate has a static inverter,

only non-inverting logic can be implemented.
• Very high speeds can be achieved.

04/27/2024 47
04/27/2024 48
04/27/2024 49
04/27/2024 50
04/27/2024 51
Domino Logic-issue
04/27/2024 53