1

2
3
• Create your directory in explorer
For Example D:\SiMS

• Open Max Plus II from the ICON in the Desktop.

4
ALTERA Max + plus II Main Tool Window

5
File ->Project->Name

6
SELLECT YOUR DIRECTORIES :SIMS

7
WRITE THE PROJECT NAME E.G.VLSI

8
Your project VLSI is created in your specified directory(SiMS)

9
FILE -> NEW:SELECT Text Editor FOR WRITING HDL CODE

10
Select ‘Text Editor file’ Radio Button -> Ok

11
WRITE code IN TEXT EDITOR

12
SAVE THE FILE

File ->Save
13
Note: Your Entity Name & file name should be same with extension
(*.vhd)

e.g. and_2. vhd 14

Reserved words will be highlighted after saving the file

15
File ->Project ->Set Project To Current File

16
NOTE:-During compilation the design will be compiled &
implemented to the default device:-MAX7000 in one execution

MAX+plus -> Compiler

17
Design Flow Window

Click Start
18
NOTE:-BY DEFAULT IT’S TIMING SIMULATION

Error MessageWindow 19
SIMULATION FOR THE
DESIGN

FUNCTION AND TIMING

20
Select The waveform Editor for simulation

21
SIMULATION :-DEFAULT TIMING

22
Right Click Here & Select The Nodes From SNF

23
CLICK ON THE LIST & TRANSFER THE DATA USING SYMBOL

SYMBOL List
24
Ok
25
NOTE:-SAVE THE FILE ONLY ONCE

File name will be Entity name by default

26
Ok 27
We will apply the Stimulus value to the node from the menu bar

28
We will apply predefined clock to node a

29
MAX + plus -> Simulator

30
CLICK ON START TIMING SIMULATION BY DEFAULT

Start 31
RESULT OF YOUR DESIGN

32
 FUNCTIONAL SUMULATION:GO TO COMPILER
WINDOW,CLICK ON PROCESSING SELECT THE FUNCTIONAL
EXTRACTOR BELOW

33
COMPILE THE DESIGN AGAIN

34
MAX + plus -> Simulator

35
CLICK ON START& OPEN SCF :VERIFY THE DESIGN

Start 36
FOR OTHER FOMAT ,SELECT THE MENU AND COMPILE
AGAIN

37
MAX + plus II Floorplan View Of Your Design in Selected
Editor Device

38
FLOORPLAN VIEW

39
PROGRAMMING TO THE TARGET DEVICE(UVLSI)

40
SELLECT THE TARGET DEVICE

41
42
43
44
45
46
47
48
49
50
51
Down Loading the DESIGN to the device

You need to connect

hardware board

MAX + plus II -> Programmer 52

53
Follow the steps given in slides 4-9

54
CHOOSE RADIO BUTTON ‘GRAPHICAL EDITOR FILE’

55
DOUBLE CLICK ON THE PAGE

56
ENTER THE SYMBOL/LOGIC

57
WRITE THE SYMBOL NAME E.G. AND2 -> OK

58
NOTE :BUFFERS(I/0) TO CONNECT TO ALL THE INPUT &
OUT PUT

AND gate symbol with 2 inputs

59
COPY THE INPUT BUFFER & PASTE IT .DOUBLE CLICK FOR
SELLECTINGLOGIC

60
 Now we will join the pads with the ports

F3

Click F3 to select the line type.Drag from input

pads to the port of AND gate as shown 61
Completed Graphical view of AND gate

Note : No .of pads = no of Inputs + No. of

Outputs

62
Save the Graphical Editor File.

File ->Save
63
Give the file name e.g. and2.gdf 64
AND Gate view after saving with .gdf extension 65
Give Port name (a,b,c)by double clicking on the pad.
File -> save 66
Set the the project to current file

File -> Project -> Set Project to Current file 67

Compile the file.

Max+plus II -> Compiler 68

In the mid way of compilation of current file.

Click on Start 69
 File has been compiled.

After compilation click -> OK 70

You have complied the design.If
you wanted to see the VHDL code
for the same .Then follow the steps

71
Max+ plus II -> Compiler

Interface -> VHDL Netlist

Writer 72
 VHDL Netlist Writer is Added

Click On Start 73
 You will get the VHDL Netlist generated file
‘and2.vho’

Double Click on VHDL Netlist Writer (*.vho)

74
75
76
77
78