Professional Documents
Culture Documents
Time Division Multiplexing: Claude Rigault Enst Claude - Rigault@
Time Division Multiplexing: Claude Rigault Enst Claude - Rigault@
Claude Rigault
ENST
claude.rigault@enst.fr
• Time Slot 1
Multiplexer De-multiplexer
• Time Slot 2
Multiplexer De-multiplexer
• Time Slot 3
Multiplexer De-multiplexer
• Time Slot 4
Multiplexer De-multiplexer
Frames
J J
J J
trunks
J J
Effect of sampling
Energy
PAM modulation
Fs
Fmax
Fs > 2 Fmax
Voice spectrum
Energy
filter
4000
PCM
link
CODER DECODER
PAM PAM
Quantization noise
x= v , y= c
Code
63
60
50
vmax cmax
Log(1+µx)
40
y=
Log(1+µ )
30
20
10 Volts
1,6
µ =255
0
0 0,5 1 1,5
140
120
Niveau du signal Code sur 13 bits Code sur 8 bits
100 0 à 25 mV 0 à 63 0 à 33
80
25 à 50 mV 64 à 127 34 à 49
50 à 100 mV 128 à 255 50 à 65
60
0,1 à 0,2 V 256 à 511 66 à 81
40 0,2 à 0,4 V 512 à 1023 82 à 97
20
0,4 à 0,8 V 1024 à 2047 98 à 113
0,8 à 1,6 V 2048 à 4095 114 à 128
0
0 0,5 1 1,5 2
signalisation IT23
IT0
IT1
(24×8)+1=193 bits par trame
193×8000 trames/s =1544 Kbit/s
Primary multiplex E1
IT0 IT16
IT1 IT31
E1 frame organization
In-band
2
16-2
16-18
15 2
15 1
500 Hz 8000 Hz
signalisation 16 0
16-15
16 17 31
16-31 30
31
PCM E1 : superframe
• 1 ⇒ Mark, 0 ⇒ Space
• Alternate Mark Inversion
Clock
Data 1 0 1 0 0 1 1 0
Line signal
1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
Line Termination
circuit 1 HDB 3 Line code circuit 1
MUX LT LT DE-MUX
circuit 30 circuit 30
Galvanic insulation Repeater
Remote feeding
Line code
circuit 1 circuit 1
DE-MUX LT LT MUX
circuit 30 circuit 30
Asynchronous Transmission
> te/2
1 0 1 1 0 1 0 0
1 0 0 1 0 1 1 0
1
te = fefr
n= =
2(te−tr) 1 1 2( fe− fr )
2 −
fr fe
Claude Rigault, ENST Communication networks 03 27
04/10/2004
Time division multiplexing
Asynchronous Transmission
Start Te Te Te Te Te Stop
Tr Tr Tr Tr Tr
Synchronous Transmission
SIGNAL
HORLOGE
0 1 1 1 1 0 0 0
Data
Line code
Clock
Line code
0 1 1 1 1 0 0 0
Claude Rigault, ENST Communication networks 03 30
04/10/2004
Time division multiplexing
Asynchronous multiplexing
signal 1
clock 1 elastic store
1
f1
MUX
signal 4
fo
clock 4 elastic store
4
f4 Clock out
Control ./. 4
Justification
signal 1
clock 1 elastic store
1
f1
T j = nTi = 1
fo
− fi
MUX 4
signal 4
fo
clock 4 elastic store
4
f4 Clock out
Control ./. 4
E1 1
30 E2 1
64 kbit/s
4 E3 1
2 Mbit/s
4 E4 1
8 Mbit/s
4 E5
565 Mbit/s
34 Mbit/s
4
140 Mbit/s
Claude Rigault, ENST Communication networks 03 33
04/10/2004
Time division multiplexing
1
T1
24 1
T2
56 kbit/s
4
T3
44 Mbit/s
1,5 Mbit/s
7
6 Mbit/s
64 kbit/s 64 Kbit/s
2 Mbit/s 2 Mbit/s
E1 E1
8 Mbit/s
E2 E2
2 Mbit/s 2 Mbit/s
order n order n
order n order>n+1 order n
order n ADM order n
order n order n
order n
order n order n
order n order n
order n order n
order n
Regenerator
Section
overhead
Payload
Pointers overhead
9 rows
Multiplexer
Section
overhead
P
C C + POH → VC
O
H
VC
High order VC
pointer
P Low order VC
O
H
SDH mechanisms
• C + POH → VC
• Low order VC + pointer → TU
• High order VC + pointer → AU
SDH tributaries
Container Europe US
C11 T1 1,5 Mbit/s
C12 E1 2Mbit/s 4
C2 T2 6 Mbit/s
E3 34Mbit/s 7
C3 T3 44 Mbit/s
C4 E4 140Mbit/s
Multiplexing paths
STM-1 AUG AU-4 VC-4 C-4
3
TU-12 VC-12 C-
4 12
TU-11 VC-11 C-11