Professional Documents
Culture Documents
ISSN 2229-5518
ABSTRACT:In this project we introduce a converter converters have been progressed on the grounds that
with a voltage feedback closed loop control scheme they can get better power factor and efficiency, and
with control on output voltage amplitude. A high littler filter requirements. In any case, for applications
frequency operation is carried for reduction of THD in which just voltage control is required, the direct
in the output voltage waveform. In the previous work pulse width modulation (PWM) ac– ac converters are
the output voltage is varied by changing the duty more favored on the grounds that they can decrease
ratio manually here in the proposed method the duty the size and price of converter.
ratio is changed automatically by closed loop system
IJSER
with respect to v reference. These direct PWM ac– ac converters in previous
papers are acquired from their dc– dc counterparts,
The proposed converter utilizes six unidirectional where all the unidirectional switches are supplanted
current passing and bidirectional voltage blocking with bidirectional. But every topology has its own
switches, executed by six reverse blocking insulated- particular constraints; the buck-type ac– ac converter
gate bipolar transistors (IGBTs) or series MOSFET– can just step down the input voltage while boost type
diode sets, two input and output filters capacitors, and can just step up the input voltage. The buck– boost
one inductor. It has no over shoot issue of voltage and Cuk topology can both step up and step down the
source not maintaining constant when all switches are input voltage; in any case, the phase angle is
turned-on, and in this manner, pulse width reversed. In addition, the two topologies have
modulation dead-times are not required bringing disadvantages of higher voltage stress across
about high quality waveforms, and takes care of the switches, and there are discontinuous input and
commutation issue without utilizing bulky and lossy output currents in the event of the buck– boost
RC snubbers or devoted soft commutation converter. The Cuk topology can eliminates the
techniques. The design and analysis is carried out in currents discontinuity at the price of extra passive
MATLAB software with complete results and components, expanding the size and price of
outputs with comparision of outputs with all possible converter and reducing the efficiency. The ac– ac
modes. converters in view of the impedance source organize
likewise called (q)ZS ac– ac converters in previous
KEYWORDS: closed loop control, output voltage, papers, it can both step up and step down the input
ac-ac converter, buck-boost, THD. voltage. However the step-down operation always
brings about reversing of phase angle.
1. INTRODUCTION
Generally, in industry, the ac – ac power In addition, they utilize more passive
conversions are performed by utilizing ac thyristor components and have higher current flowing through
power controllers, which utilize the phase angle or active switches amid shoot-through, which make
basic cycle control on input ac voltage, to get the their utilization less attractive. In buck-type
desired output ac voltage. The drawbacks of ac multilevel ac– ac converters in view of the idea of
thyristor controllers are low power factor, large total flying capacitors are proposed, which can decrease
harmonic distortion in source current and lower the voltage stress of switches and reduce the quality
efficiency, have restricted their utilization in ac- ac of output voltage. In any case, they require RLC
converters. For ac– ac power conversions with booster to be associated in parallel to load, keeping in
variable frequency and voltage, the utilization of mind the end goal to decrease the voltage imbalance
indirect ac – ac converters with dc-link and matrix issue of lying capacitors.
IJSER © 2018
http://www.ijser.org
International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 110
ISSN 2229-5518
IJSER
DVR application to remunerate both potential disadvantages, the dc–dc counterpart of this inverting
difference sags and swells. buck– boost ac–ac converter is frequently replaced
with non-inverting buck– boost converter (two switch
2. LITERATURE SURVEY buck– boost converter) which is acquired by
cascading simple buck topology with boost topology.
The non-inverting buck– boost ac– ac converter in
Fig. 1(a), (b), and (c) demonstrate the traditional Fig. 2 .(a) can be gotten by replacing all
non inverting buck and boost converters and unidirectional switches in its dc–dc counterparts in
inverting buck– boost converter, individually. The with bidirectional switches. The gating signals design
buck topology in Fig.1 (a) has a voltage gain of D for buck and boost modes are given in Fig. 2(b) and
(where D is duty ratio, and D ≤ 1), and along these 2.2(c), individually. This converter has a voltage gain
lines, it has just step-down operation. The boost of D in buck mode and 1/(1 − D)in boost mode. This
topology in Fig. 1 (b )has a gain of1/(1 − D), with non-inverting buck– boost converter has benefits in
just voltage step-up operation. The buck– boost that it covers a wide range of input voltage, it has
converter in Fig. 1 (c) has a voltage gain of D/(1 − non-inverting output voltage, lower voltage stress on
D), with both step-up and step-down operations, but switches, and lower inductor current and current
output voltage is inverted. Also, it has higher switch ripple. In any case, it has following drawbacks; it
voltage stresses, higher inductor current and current utilizes eight switches, needs PWM dead- - times and
ripple, and discontinuous input and output currents. devoted safe commutation methodology to take care
of commutation issue, and can't utilize MOSFETs as
the current flows through body diodes of switches. In
addition, it can get just non-inverting buck– boost
voltage and lacks inverting buck– boost operation,
which is additionally wanted in its application as
DVR, to compansate both voltage sags and swells.
IJSER © 2018
http://www.ijser.org
International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 111
ISSN 2229-5518
IJSER
boost converter appeared in Fig. 2(a), and four
switches inverting buck– boost converter appeared in
Fig. 1 (c). In this way, it can be utilized as non-
inverting buck– boost converter to replace the
traditional inverting buck– boost converter in
Figure 2. Non-inverting buck-boost ac-ac different ac– ac change applications. For its
converter (a) Circuit topology.(b) Gating signal application as DVR, the non-inverting buck– boost
for buck mode operation. (c) Gating signals for mode can be utilized to compensate voltage sags
boost mode operation. (which happens all the more regularly), and inverting
buck– boost mode for voltage swells (which happens
less frequently).
3. A BUCK-BOOST AC-AC CONVERTER
IJSER © 2018
http://www.ijser.org
International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 112
ISSN 2229-5518
IJSER
During (1 − D)T interval as in Fig. 3.3.2(b),
switch S2 is turned off while S1conducts in this
interval as its series diode become forward biased Figure 6. Key operational waveforms during non-
because of free-wheeling action of inductor L inverting buck mode operation.
current. Energy stored in inductor is discharged to
load in this interval. Non-inverting Boost Mode Operation.
Control strategy
IJSER © 2018
http://www.ijser.org
International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 113
ISSN 2229-5518
switch s2
Voltage(v)
2
1
0
-1
control scheme to previous converter for control on 0 0.01 0.02 0.03 0.04 0.05
Time(sec)
switch s1
0.06 0.07 0.08 0.09 0.1
Voltage(v)
2
Voltage(v)
2
1
switch s6
Voltage(v)
2
1
0
-1
Goto6 0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Discrete, <IGBT v oltage> From Time(sec)
[VDS5]
Ts = 1e-06 s.
[S5]
powergui
S5
D5 [S3]
m g
m
a E C Pulse Goto
k Generator
[S6]
k
m
Goto1 [S3]
D3 Switch s3
2
From5
a
[S4] 1
Logical Goto2
Voltage(v)
E
Operator
m
S3 [S2] 0
Goto3 Scope1
C
g
-0.5
From7
[S3] -1
[S1] 0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
From1
From8
k
m
Switch s4
D1
2
Pulse 1.5
a
Generator1
1
[S1] 2
Voltage(v)
Product 0.5
1 Add Goto4 Multimeter1 Vin Vo
E
m
0.5 0
z
S1 initial Duty -0.5
D Unit Delay
[S1] ratio 1
C
g
-1
+
[rms] 0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
+
From2 Time(sec)
+ Cin Vin Co RL >= 0
d c Multimeter Vo
Goto8
Step
g
From3
E
[rms] PI
Discrete
Vo rms
RMS value
From12
Voltage Controller
Pulse
Generator4
Figure 8. Switching waveforms of a closed loop
IJSER
a
[S2]
D2 1.9 Gain Product1
Add1 Goto5 [VDS5]
1
k
z From10
Pulse
1
Generator6
Goto7
Multimeter2
The above fig shows the switching
a
[VDS6]
<IGBT v oltage> [S6] D4
From9
k
S6
D6
m g
m
k
a E C
RMS block it does not generate the finite value for 100
50
-200
loop.In this module we have give a v reference -250
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
voltage and error detector in module generate error Time(sec)
IJSER © 2018
http://www.ijser.org
International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 114
ISSN 2229-5518
giving initial time of 0.05 sec. But in our module the Simulation of a closed loop control of
output voltage decreased. In this converter we can boost converter
perform step down operation.
k
m
D3 Goto1 [S3]
0.6 From5
a
NOT [S1]
[S4]
Logical Goto2
E
Operator
m
[S4] From6
S3
0.4 Goto3 [S2] Scope1
C
g
From7
[S3]
[S1]
duty ratio
From1
0.2 From8
k
m
D1
Pulse
a
Generator1
[S5] 2
0 1
Product
Add Goto4 Multimeter1 Vin Vo
E
m
0.5
z
S1 initial Duty D Unit Delay
[S1] ratio 1
C
g
+
+
[rms]
+
-0.2 From2
+ Cin Vin Co RL >= 0 d c Multimeter Vo
Goto8
Step
Duty ratio
C
Switch PWM Generator
L Pulse RMS
-0.4
[S2]
S2 Generator3
(discrete) 108.4
m
From3
E
[rms] PI
Discrete
Vo rms
From12 RMS value
Pulse
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1 Voltage Controller
Generator4
a
Time(sec) [S6]
D2 1.9 Gain Product1
Add1 Goto5 [VDS5]
m
1
k
z From10
C
From11 Vin Vo1
S4
m
Figure 10. Duty ratio changes of a closed loop
E
Pulse
1
Generator6
Multimeter2
Goto7
a
[S6]
m
From9
k
S6
D6
m g
m
a E C
k
IJSER
voltage.But in this module by giving v reference we
get the output voltage. In this module the duty ratio is The above figure shows the MATLAB
automatically changed due to a closed loop control. design of a proposed boost module. In our previous
In the feedback loop control of a RMS block does not module we can step up the input voltage by changing
generate the finite value for 1 cycle it provides finite the duty ratio. In our previous module the output
value for 1 or 2 cycles. So we have to provide initial voltage is not stable. But in our module by applying a
duty ratio value of 0.5. Previously the duty ratio is closed loop PI controller to previous module we can
maintained at 0.73 by changing it manually where as get the stable output voltage.
here it is maintained constant i.e 0.73 by using a
closed loop circuit. . In the above module we can give v reference as
110𝑉𝑟𝑚𝑠 / 60 HZ and after simulation we can get
THD of a closed loop control of a buck converter 109𝑉𝑟𝑚𝑠 / 60 HZ in ac converters the output is not
precies and it is instantaneously. In this module we
can step up the input voltage.
Selected signal: 6 cycles. FFT window (in red): 5 cycles
100
0
Output results of a closed loop control of a buck
-100 converter
0 0.02 0.04 0.06 0.08 0.1
Time (s)
8
switch s2,s3 on for positive half cycle and off for
6
negative half cycle. switch s1,s4 off for positive half
4
cycle and on for negative half cycle for fundamental
2
frequency.
0
0 200 400 600 800 1000
Frequency (Hz)
IJSER © 2018
http://www.ijser.org
International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 115
ISSN 2229-5518
2
1
0
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
2
1
0
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
switch s3
Voltage(v)
2
1
0
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
switch s4
Voltage(v)
2
1 Duty ratio
0
-1 0.9
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
0.8
0.7
0.6
Duty ratio
Switch s5 0.5
2
0.4
1.5
0.3
1
0.2
Voltage(v)
0.5 0.1
0 0
-0.5 -0.1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
Switch s6
2
0.5
-0.5
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
The above figure shows the changing of duty ratio in
Time(sec)
our module. In the previous module by changing the
duty ratio to get the desired output voltage.
Figure 13. Switching waveforms of a closed loop
IJSER
control of a boost converter. Previously the duty ratio is maintained at
0.37 by changing it manually where as here it is
The above fig shows the switching operations of maintained constant i.e 0.39 by using a closed loop
boost converter in inverting mode. In this mode circuit.
switch s2,s3 on for positive half cycle and off for
negative half cycle. switch s1,s4 off for positive half THD of a closed loop control of a boost converter
cycle and on for negative half cycle for fundamental
frequency. Selected signal: 6 cycles. FFT window (in red): 5 cycles
200
for negative off cycle. The switch s6 is completely on Fundamental (60Hz) = 176.1 , THD= 3.19%
0
0 200 400 600 800 1000
200
Vo
Vin
Figure 16. THD of a closed loop control of a boost
150
100
converter.
50
Voltage(v)
-50
In this module by applying high frequency to get
-100 reduced the THD.Then after we get THD of 3.19%.
-150
-200
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
Simulation of a closed loop control of buck-boost
ac-ac converter
Figure 14. voltage comparision of a closed loop
control of a boost converter. In this system by applying the closed loop control
scheme to previous converter for control on output
The above figure shows the voltage voltage amplitude. In this system the high frequency
comparision of input and output. In module the operation is carried out for reduction of THD in
output is changed after 0.05 sec because we are output voltage.
giving initial time of 0.05 sec. But in our module the
IJSER © 2018
http://www.ijser.org
International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 116
ISSN 2229-5518
Goto6
k
m
D3 Goto1 [S3]
From5
comparision of input and output. In the above figure
a
NOT [S1]
Goto2 [S4]
Logical
E
Operator
m
[S6] From6
S3
Goto3 [S2] Scope1
C
g
From7
[S3]
[S1]
From1
From8
k
m
D1
Pulse
E
m
0.5
z
S1 initial Duty D
C
g
+
+
[rms]
+
From2
+ C in Vin Co RL >= 0
d c Multimeter Vo
Goto8
Step
g
C
Switch PWM Generator Pulse
L [S2] RMS 158.5
S2 Generator3
(discrete)
From3 Vo rms
E
[rms] PI
Discrete
From12 RMS value
Pulse
Voltage Controller
Generator4
a
[S4]
D2 -K-
Gain
Product1
[VDS5]
1
k
z From10
From11
Vin Vo1
S4
Pulse
1
Generator6
Multimeter2
Goto7
a
From9
k
S6
D6
m g
m
a E C V Ma g_V_I
k
2
I P _Q 249.7
Multimeter3
step down.
-1.115e-12
Discrete Po
Active & Reactive
Power
400
Output voltage
Input voltage
voltage(v)
200
the duty ratio. But in our previous module the output -200
0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18 0.2
Time(sec)
Current
10
IJSER
-10
0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18 0.2
Output results of a closed loop control of a Time(sec)
2
1
0
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
switch s1
voltage and inductor current of our module. In after
Voltage(v)
2
1
0
-1
0 0.01 0.02 0.03 0.04 0.05
Time(sec)
switch s5
0.06 0.07 0.08 0.09 0.1
0.05 sec the inductor current will be increased
Voltage(v)
2
1
2
1
0
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
Switch s3
1.5
2
1
Automatic changing of duty ratio
Voltage(v)
0.5
-0.5
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
2
Switch s4 0.9
1.5
1
0.8
Voltage(v)
0.5
-0.5 0.7
-1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
Time(sec)
0.6
Voltage(v)
0.5
0.2
0.1
300
Output voltage
200
Input voltage
Figure 21. Duty ratio changes of a closed loop
100
control of a buck-boost converter in boost mode
0
Voltage(v)
-100
-200
-300
-400
-500
0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18 0.2
Time(sec)
IJSER © 2018
http://www.ijser.org
International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 117
ISSN 2229-5518
-400
Lett., vol. 45, no. 5, pp. 832–835, Oct. 1998.
0 0.02 0.04 0.06 0.08 0.1
Time (s)
0.12 0.14 0.16 0.18 0.2 [5] F. Z. Peng, Z. M. Qian, and X. P. Fang, “Single-
phase Z-source PWM ac-ac converters,” IEEE
Fundamental (60Hz) = 148.6 , THD= 2.87% Power Electron. Lett., vol. 3, no. 4, pp. 121–124,
Dec. 2005.
0.4
[6] X. RUAN and Y. Zhang, “AC-AC converter
Mag (% of Fundamental)
0.3
with controllable phase and amplitude,” IEEE
0.2 Trans. Power Electron., vol. 29, no. 11, pp.
0.1
6235–6244, Nov. 2014.
0
0 100 200 300 400 500
Frequency (Hz)
600 700 800 900 1000
[7] C. A. PETRY, T. B. SOEIRO, I. BARBI, and
J.C.D.S. FAGUNDES, “Direct ac-ac converters
using commercial power modules applied to
voltage restorers,” IEEE Trans. Ind. Electron.,
vol. 58, no. 1, pp. 278–288, Jan. 2011.
IJSER
figure 22. THD of a closed loop control of a buck- [8] T. B. LAZZARIN, I. BARBI, and R. L.
boost converter. Andersen, “A switched-capacitor three-phase ac-
ac converter,” IEEE Trans. Ind. Electron., vol.
62, no. 2, 735–745, Feb. 2015.
In the previous we get the THD of 3.87%. But
[9] M. K. Nguyen, Y. C. LIM, and Y. G. JUNG,
in this module by applying high frequency to get
“Single-phase ac–ac converter based on quasi-Z-
reduced the THD.Then after we get THD of 2.87%.
source topology,” IEEE Trans. Power Electron.,
vol. 25, no. 8, pp. 2200–2210, Aug. 2010.
5 CONCLUSION [10] D.TANG AND L.LI, “Cascaded three-level
ac/ac direct converter,” IEEETrans. Ind.
Earlier projects or works have done with open loop Electron., vol. 59, no. 1, pp. 27–34, Jan. 2012.
control system, so there is no feedback from the
output side and hence there is no control of output
voltage. So here have to control the output voltage
has to maintain high gain which depends upon the
duty ratio. In our project the duty ratio varied by
manually. So that extension introducing a PI
controller as a feedback loop system, the duty ratio of
MOSFET is controlled dynamically, this controls the
output voltage of the circuit topology with any
change in input or load. In the previous project the
THD will be high but in our project by applying high
frequency to get reduced the THD.
REFERENCES
IJSER © 2018
http://www.ijser.org