Scribd Logo
Upload

Welcome to Scribd!

  • Vlsi Test-Umesh

    Uploaded by

    Sk Raina
    14 views4 pages
    Power dissipation in integrated circuits occurs due to static leakage currents even when the circuit is not switching, as well as dynamic power dissipation caused by charging and discharging capacitive loads during switching. The document describes different sources of power dissipation including static leakage, dynamic switching power, and short circuit power, and provides equations to calculate power dissipation from these sources based on factors like supply voltage, temperature, switching frequency, and load capacitance. Reducing power dissipation requires techniques like lowering supply voltage, reducing switching frequency and load capacitance, and optimizing transistor sizing and input/output signal matching.

    Original Description:

    ...

    Original Title

    vlsi test-Umesh

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    Power dissipation in integrated circuits occurs due to static leakage currents even when the circuit is not switching, as well as dynamic power dissipation caused by charging and discharging capacitive loads during switching. The document describes different sources of power dissipation including static leakage, dynamic switching power, and short circuit power, and provides equations to calculate power dissipation from these sources based on factors like supply voltage, temperature, switching frequency, and load capacitance. Reducing power dissipation requires techniques like lowering supply voltage, reducing switching frequency and load capacitance, and optimizing transistor sizing and input/output signal matching.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    14 views4 pages

    Vlsi Test-Umesh

    Uploaded by

    Sk Raina
    Power dissipation in integrated circuits occurs due to static leakage currents even when the circuit is not switching, as well as dynamic power dissipation caused by charging and discharging capacitive loads during switching. The document describes different sources of power dissipation including static leakage, dynamic switching power, and short circuit power, and provides equations to calculate power dissipation from these sources based on factors like supply voltage, temperature, switching frequency, and load capacitance. Reducing power dissipation requires techniques like lowering supply voltage, reducing switching frequency and load capacitance, and optimizing transistor sizing and input/output signal matching.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 4

    ouon Drsipaiou

    Due tePouoo disipaton, le tmp e


    Clsp eprs t inabe, wwdh inu inudaue tue
    fnbrinec (honge Coin i
    F

    Achive outy
    Poue onumed uho tu Chip i delieg Lsealind
    owe
    Powe (owumed wheute hip indle.
    wau ltu pouen lowumed by_te Chip uhs
    MDt in keep_mode popen oloingy uetal worle
    CalledlepSlep moole poo..
    ypes
    Stohic owe disipotion(R) Tolal uer disipakion
    Dymamt buweY dinipokion (Pa)
    Hurt inwt buo (l«)
    tede looen Disspkion CR):
    Oumsin CHOS Cheuisdue b tae dnamic
    and_disthanging o lapoitonce.
    Chovgng
    VpD
    n O You 6roD
    ptOS pHos nMOS OF_pMOS DN
    Vin 0 Vin Vout =OY Vsg
    n MOS nHUS ON_pMOS=O

    AMDS

    Tue lonkage wnont o te euvuObiased olbdes


    leadb to Seake dlinipation

    To le
    To= Rovewse geat tuwnent
    V- Dicde Voleage
    Chaxpe of an e RgealueeVop
    Boltzinan Costant
    T emperukune

    Buey dihipphion is 0 peluet device lenlkage


    CunENt ond pply Voltuge-
    Dyuamic Fou0 Disipation-
    DeUM due o
    Chorganq t dihchongng o_toad apciktuses
    Hnnt Ckrult Cunment utn bott
    PMOS Qnd MMDS ane poritally 'on.
    Duning AukekingCo tiDor( o dtake both nk0S
    Qnd pMS asbor ae ON or a Shoat_peniod
    tme (ausos Hort ent pube rom
    Vop te Vs ikich resulb fn hot-oruit dimipatidu.
    Deponos oTnput nthe lzall Eime> load Capacitane,
    nate cdesign
    VDD
    Powe ousigotion due to Chavin
    +dischaging g Caguoltor.
    Viw Vou

    Ag FaudoH_disatpokel duweg_dautthdng
    4Ytp Pb b (oluulated as
    Po n-device_dimipakion +
    dbsP0
    P-device
    OA
    ON

    CMop -Vout) dt
    Po LaL Vaut d +
    C)=C dYouti
    dE

    B out dMut t4 CMon-Vout)dihp-Yut)


    [vout t Vpp- Vau
    Short Chyust town Disipaion

    ant Cruit buon di'sipation oceums due to


    tHOS
    Pp Tavgop

    VDD
    P Wawgoma

    &hont Gruuit
    Cunnent

    PseCep-2V)
    br Mse Hime
    falldall hime
    tp peiod of wavegorm
    B Constat

    Snot UTuit powe depondb on p and


    vise and tall Hime.
    To reluce Re Input ond autput binals
    nedd be matched.

    Py eduing fequvg ,lood lapnditouce


    oVoltage fouwen dinipolion oun be ednad
    Ao by Uiug Pipeliuing methoebs

    You might also like