Professional Documents
Culture Documents
Description
Specifically designed for Automotive applications, this HEXFET®
Power MOSFET utilizes the latest processing techniques to
achieve extremely low on-resistance per silicon area. Additional
features of this design are a 175°C junction operating tempera-
ture, fast switching speed and improved repetitive avalanche
rating . These features combine to make this design an extremely
efficient and reliable device for use in Automotive applications and D-Pak I-Pak
a wide variety of other applications. IRFR4105Z IRFU4105Z
nH 6mm (0.25in.)
LS Internal Source Inductance ––– 7.5 ––– from package G
2 www.irf.com
IRFR/U4105Z
1000 1000
VGS VGS
TOP 15V TOP 15V
10V 10V
ID, Drain-to-Source Current (A)
10
10
1 4.5V
4.5V
60µs PULSE WIDTH 60µs PULSE WIDTH
Tj = 25°C Tj = 175°C
0.1 1
0.1
0 1 10 100
100 0.1
0 1 10 100
100
VDS, Drain-to-Source Voltage (V) VDS, Drain-to-Source Voltage (V)
1000 30
T J = 175°C
Gfs, Forward Transconductance (S)
ID, Drain-to-Source Current (Α)
25
100
T J = 175°C 20
10
15 T J = 25°C
T J = 25°C
10
1
1200 20
VGS = 0V, f = 1 MHZ ID= 18A
C iss = C gs + C gd, C ds SHORTED
VDS= 44V
800
Ciss
12
600
8
400
Coss 4
200
FOR TEST CIRCUIT
Crss SEE FIGURE 13
0
0
1 10 100 0 5 10 15 20 25 30
QG Total Gate Charge (nC)
VDS, Drain-to-Source Voltage (V)
1000.0 1000
OPERATION IN THIS AREA
LIMITED BY R DS(on)
ID, Drain-to-Source Current (A)
ISD, Reverse Drain Current (A)
100.0 100
T J = 175°C
10.0 10
100µsec
T J = 25°C 1
1.0
1msec
Tc = 25°C
VGS = 0V Tj = 175°C 10msec
Single Pulse
0.1 0.1
0.0 0.5 1.0 1.5 2.0 1 10 100 1000
VSD, Source-toDrain Voltage (V) VDS , Drain-toSource Voltage (V)
30 2.5
20
(Normalized)
15 1.5
10
1.0
5
0 0.5
25 50 75 100 125 150 175 -60 -40 -20 0 20 40 60 80 100 120 140 160 180
10
D = 0.50
Thermal Response ( Z thJC )
1
0.20
0.10
0.05
Ri (°C/W) τi (sec)
R1 R2 R3
0.1 R1 R2 R3
0.02 τJ τC 1.100 0.000174
0.01 τJ τ
τ1 τ2 τ3
τ1 τ2 τ3 1.601 0.000552
0.01 Ci= τi/Ri 0.418 0.007193
SINGLE PULSE Ci i/Ri
( THERMAL RESPONSE ) Notes:
1. Duty Factor D = t1/t2
2. Peak Tj = P dm x Zthjc + Tc
0.001
1E-006 1E-005 0.0001 0.001 0.01
www.irf.com 5
IRFR/U4105Z
120
15V
80
RG D.U.T +
V
- DD
IAS A 60
20V
VGS
tp 0.01Ω
40
Fig 12a. Unclamped Inductive Test Circuit
V(BR)DSS 20
tp
0
25 50 75 100 125 150 175
I AS
Fig 12c. Maximum Avalanche Energy
Fig 12b. Unclamped Inductive Waveforms
Vs. Drain Current
QG
10 V
QGS QGD 4.5
VGS(th) Gate threshold Voltage (V)
VG
4.0
Charge 3.5
Fig 13a. Basic Gate Charge Waveform ID = 250µA
Current Regulator
Same Type as D.U.T. 3.0
50KΩ
+
V
D.U.T. - DS
2.0
VGS -75 -50 -25 0 25 50 75 100 125 150 175
3mA T J , Temperature ( °C )
IG ID
Current Sampling Resistors
Fig 13b. Gate Charge Test Circuit Fig 14. Threshold Voltage Vs. Temperature
6 www.irf.com
IRFR/U4105Z
100
Duty Cycle = Single Pulse
0.1
1.0E-06 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E-01
tav (sec)
*
VGS=10V
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
- • Low Leakage Inductance D.U.T. ISD Waveform
Current Transformer
+
Reverse
Recovery Body Diode Forward
- + Current Current
- di/dt
D.U.T. VDS Waveform
Diode Recovery
dv/dt
VDD
Ripple ≤ 5% ISD
Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel
HEXFET® Power MOSFETs
RD
V DS
VGS
D.U.T.
RG
+
-VDD
10V
Pulse Width ≤ 1 µs
Duty Factor ≤ 0.1 %
VDS
90%
10%
VGS
td(on) tr t d(off) tf
8 www.irf.com
IRFR/U4105Z
D-Pak (TO-252AA) Package Outline
Dimensions are shown in millimeters (inches)
2.38 (.094)
6.73 (.265) 2.19 (.086)
6.35 (.250) 1.14 (.045)
0.89 (.035)
-A-
5.46 (.215) 1.27 (.050) 0.58 (.023)
5.21 (.205) 0.88 (.035) 0.46 (.018)
6.45 (.245)
5.68 (.224)
6.22 (.245)
5.97 (.235) 10.42 (.410)
1.02 (.040) 9.40 (.370) LEAD ASSIGNMENTS
1.64 (.025) 1 2 3
1 - GATE
0.51 (.020) 2 - DRAIN
-B- MIN. 3 - SOURCE
1.52 (.060) 4 - DRAIN
1.15 (.045)
0.89 (.035)
3X
0.64 (.025) 0.58 (.023)
1.14 (.045) 0.46 (.018)
2X 0.25 (.010) M A M B
0.76 (.030)
ASS EMBLY
LOT CODE
Notes : T his part marking information applies to devices produced after 02/26/2001
www.irf.com 9
IRFR/U4105Z
I-Pak (TO-251AA) Package Outline
Dimensions are shown in millimeters (inches)
1 2 3
-B- NOTES:
1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
2.28 (.090) 9.65 (.380) 2 CONTROLLING DIMENSION : INCH.
1.91 (.075) 8.89 (.350) 3 CONFORMS TO JEDEC OUTLINE TO-252AA.
4 DIMENSIONS SHOWN ARE BEFORE SOLDER DIP,
SOLDER DIP MAX. +0.16 (.006).
AS S EMBLY
LOT CODE
Notes : T his part marking information applies to devices produced after 02/26/2001
10 www.irf.com
IRFR/U4105Z
D-Pak (TO-252AA) Tape & Reel Information
Dimensions are shown in millimeters (inches)
TR TRR TRL
NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.
13 INCH
16 mm
NOTES :
1. OUTLINE CONFORMS TO EIA-481.
Notes:
Repetitive rating; pulse width limited by Coss eff. is a fixed capacitance that gives the same charging time
max. junction temperature. (See fig. 11). as Coss while VDS is rising from 0 to 80% VDSS .
Limited by TJmax, starting TJ = 25°C, L = 0.18mH
Limited by TJmax , see Fig.12a, 12b, 15, 16 for typical repetitive
RG = 25Ω, IAS = 18A, VGS =10V. Part not avalanche performance.
recommended for use above this value. This value determined from sample failure population. 100%
Pulse width ≤ 1.0ms; duty cycle ≤ 2%. tested to this value in production.
When mounted on 1" square PCB (FR-4 or G-10 Material) .
For recommended footprint and soldering techniques refer to
application note #AN-994
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.8/03
www.irf.com 11