Professional Documents
Culture Documents
NSE – 847
Essentials of NEMS/MEMS
Course Instructor: Dr. Amna Safdar
Lecture#15-16 07/04/2020 1
SMM
Lecture#15-16 07/04/2020 2
What is for Today?
Lecture#15-16 07/04/2020 3
Surface micromachining and Process flow part 1
Identify the basic steps of a generic surface
micromachining process Define the terms
Identify the critical requirements needed to create a Structural layer/material
MEMS using surface micromachining Sacrificial layer/material,
List common structural material/sacrificial Release, and
material/etchant combinations used in surface Die separation
micromachining Develop a basic-level process flow for creating a simple
Compare and contrast the relative merits of wet MEMS device
micromachining versus dry micromachining
Explain the phenomenon of stiction, why it occurs, and
methods for avoiding it
Describe the process of lift-off
Explain what is meant by packaging and describe the
ways in which it present major challenges in MEMS
Lecture#15-16 07/04/2020 4
Lecture#15-16 07/04/2020 5
Review of surface micromachining process
Surface micromachining example –
Creating a cantilever
Deposit poly-Si (structural layer)
Remove sacrificial
Etch part of layer (release)
the layer.
Often the most critical
Silicon wafer
Lecture#15-16 07/04/2020 6
History and processes The hinge design allows for out-of-plane motion of the
mirror.
Lecture#15-16 07/04/2020 7
Requirements of Material
Lecture#15-16 07/04/2020 8
Requirements and advantages
• Three to four different materials required in
addition to the substrate Rs >> Rm > Ri
o Sacrificial material (etch rate Rs)
o Structural mechanical material (etch rate Rm) Best results are obtained when
o Sometimes electrical isolators and/or structural materials are deposited with
insulation materials (etch rate Ri) good step coverage.
For example, buffered oxide etch (BOE) is used to remove
• Many SMM processes are compatible with CMOSSiO2 sacrificial layersChemical
whenvapor deposition
polysilicon (CVD)
is the structural
(complementary metal oxide silicon) technology material. In this case oxide is etchedorat a rate of about 100
used in microelectronics fabrication. nm/min while polysilicon is etched at a rate of only 0.04
Physical vapor deposition (PVD)
nm/min.
• Can more easily integrate with their control
electronics on the same chip
• Many SMM processes have developed their own If PVD
sets of standards Sputtering
or
efficient and inexpensive Evaporation
Lecture#15-16 07/04/2020 9
Common material/etchant combinations for surface μ-
machining
Lecture#15-16 07/04/2020 10
In surface micromachining methods best results are
obtained when structural materials are deposited with good
step coverage.
• Hence chemical vapor deposition (CVD) methods are
preferred over PVD.
• When PVD methods are employed, sputtering is
preferred over evaporation.
Lecture#15-16 07/04/2020 11
Problems and issues with SMM
Wet etching Dry etching
• 40 years of experience and data in the • Better resolution than wet etching
semiconductor industry
• Ability to remove surface contaminants • More directionality (High aspect ratios )
Stiction
moisture
Lecture#15-16 07/04/2020 12
Stiction
Stiction = static + friction
Lecture#15-16 07/04/2020 13
Problems and issues
Lecture#15-16 07/04/2020 16
Process integration a step-by-step set of instructions to fabricate a device
Not only must we be able to choose the materials and processes to fabricate
a MEMS, but we must also be able to put them in the correct order. A list of
all these necessary fabrication steps in sequential order is called a process
flow.
Lecture#15-16 07/04/2020 17
Typical process steps for surface micromachining
• modeling and simulation
• design a layout
• design a mask set
C
packaging
Lecture#15-16 07/04/2020 18
Die separation and packaging
• Must separate the individual devices
• Often saw or scribe the wafer
packaging
Lecture#15-16 07/04/2020 20
More on packaging
Lecture#15-16 07/04/2020 21
A surface micromachining example
Lecture#15-16 07/04/2020 22
Bulk μ-machined pressure sensor
Thin Si diaphragm changes shape
when pressure changes on one side
relative to the other.
• Etch backside
(Need to protect front of wafer during backside
etch)
• Add SiO2 and nitride layers
• Etch area above diaphragm to give diaphragm
ability to move easily
• Create an “etch stop” layer
o Reverse bias p-n junction will stop etch
o Start with p-type wafer
o Dope n-type layer or grow n-type epilayer
(layer produces with epitaxy)
Lecture#15-16 07/04/2020 24
Process flow, pass 1
The first pass for determining the process flow is to decide which steps we need.
Lecture#15-16 07/04/2020 25
Process flow, pass 1
The first pass for determining the process flow is to decide which steps we need.
What processing steps are required to produce entire
device?
Lecture#15-16 07/04/2020 26
Process flow, pass 1
Order of steps
What impacts our decisions on choosing an order?
1. Geometry
The oxide must be deposited before the nitride.
1. n-type doping
2. Oxide: Can be done before doping of resistors if
oxide is thin. (Boron will implant through thin oxide
but not if oxide is thick!)
3. Dope resistors
4. Deposit nitride
Do we do backside etch or metallization next? Mask 1
A long backside etch will attack metal, and so we must do backside etch first.
Can we pattern nitride and oxide on both front and back at the
same time?
Yes, but etching both sides at the same time will etch all the way through the
silicon and you will not have a diaphragm! And so we do them at different
times because need to protect the front side during backside etch.
Lecture#15-16 07/04/2020 28
Process flow, pass 1
Order of steps
Let’s choose an order
5. Backside etch:
Before etching backside, we must cut the nitride and
SiO2 using Mask 2. Nitride and SiO2 on topside
protects topside of wafer.
6. Front side etch:
Etch nitride and oxide on topside of wafer
6
7. Metallization: Mask 3
How does the metal connect to the doping? Must cut
through the nitride and oxide first. Holes are called
“vias” or “contact cuts”. Must pattern oxide and
nitride on topside of wafer to create contact cuts..
7
8. Metallization: Add aluminum for vias and pads
Mask 2
Lecture#15-16 07/04/2020 29
Pass 2, Detailed process flow
A detailed process flow is the list of all steps necessary for the process people to implement the device. It
should include each of the following:
1. All steps in the proper order, including when to clean the wafer
2. Any chemicals necessary
3. Thicknesses of materials
4. Equipment necessary
It is the responsibility of the process flow person to think about which equipment is
necessary for each step. Why? Because if you need a high temperature deposition to follow a
metallization, you need a PECVD to do it or your metal will flow. The process flow person
knows the entire process and makes design decisions.
5. MASKS for photoligthography
Lecture#15-16 07/04/2020 30
Detailed process flow
Let’s revisit each of the basic steps that we came up with and see what is really involved. You will notice
that many of the steps actually turn into several steps when coming up with the detailed process flow. For
this exercise, we will ignore dimensions and chemicals. However, note that these are also important
components of the design flow.
1. n-type doping
a. No mask is required since it covers the entire wafer
b. This could be done by purchasing a wafer with an epilayer
or it requires 2 steps
i. implantation
ii. drive-in
2. Oxide
a. No mask is required since it covers the entire wafer.
b. Note that oxide will grow on both sides of the wafer. If you
do not want it on the backside of the wafer, you must
protect the backside of the wafer.
c. In this case, we do want oxide on both sides of the wafer.
Lecture#15-16 07/04/2020 31
Detailed process flow
Mask 1
5. Backside etch
a. Mask 2 – what does it look like? (Assume positive
resist.)
b. Must align Mask 2 with Mask 1 so that the resistors
are on the edge of the diaphragm. Alignment
marks
c. This step requires 5 steps
i. Photolithography to determine where you want
the backside etch to start
ii. Etch nitride
iii. Etch SiO2
iv. Etch Si (Nitride and the SiO2 used as a “hard
mask” for the long Si etch.)
v. Remove photoresist
Lecture#15-16 07/04/2020
Mask 33
2
Detailed process flow Mask 3
Lecture#15-16 07/04/2020 34
Detailed process flow Mask 4
7. Metallization
a. Mask 4 – what does it look like? (Assume positive
resist.)
b. Must align Mask 4 with Mask 1 so that metal does
not etch away. Alignment marks
c. This step requires 4 total steps
i. Deposit the Aluminum
ii. Photolithography to determine which Al you
want to remove Mask 4
iii. Etch unwanted Al
iv. Remove the photoresist
Lecture#15-16 07/04/2020 35
Pass 3, Final process flow
• Always start with an RCA clean and an HF dip to get rid of every possible
• All future cleans are usually RCA cleans without an HF dip. HF may etch away your
MEMS structures.
• Always strip photoresist and clean before high temperature processes.
• Always clean before depositing a new layer.
Lecture#15-16 07/04/2020 36
Final process flow
Final Process Flow for Bulk Micromachined Pressure Sensor
Starting material: 100mm (100) p-type silicon, 1×1015 cm-3 boron
1. Clean: Standard RCA clean with HF dip 12. Nitride: Deposit 50 nm silicon nitride using LPCVD
2. Oxide: Grow SiO2 on both sides of wafer 13. Photolithography: Mask 3 (backside photolithography for the
3. Photolithography: Mask 1 (alignment) C diaphragm)
Note: since the first patterned material is diffusion, which you cannot see, you 14. Etch: Remove nitride and oxide from back of wafer
must add alignment marks in the wafer or the first material you can see. If 15. Backside etch: Etch backside with KOH using electrochemical
the first patterned material is something you can see, you do not need a etch stop
separate alignment mark mask. Note: photoresist strip not necessary since returning to topside of wafer and
4. Etch: Etch alignment marks into SiO2. strip will be done later for topside processing.
5. Strip: Strip photoresist 16. Photolithography: Mask 4 (vias/diaphragm opening)
Note: since the next step is not a material deposition or a high temp step, a 17. Etch: Plasma etch nitride and oxide for vias and diaphragm
clean is not necessary. opening
6. Photolithography: Mask 2 (piezoresistors) 18. Strip: Strip photoresist
7. Implant: Ion implantation of boron to achieve 1×1019 cm-3 at 19. Clean: RCA cleans, no HF dip
surface after drive-in 20. Metal: Deposit 1 μm of aluminum
8. Strip: Strip photoresist 21. Photolithography: Mask 5 (aluminum) C
Note: following step is a high temp step, so must clean wafer before. 22. Etch: Remove Al with PAN etch
9. Clean: RCA cleans, no HF dip 23. Strip: Strip photoresist
10. Drive-in: Drive in diffusion to achieve 0.2 μm junction depth 24. Sinter: Anneal contacts at 425°C, 30 minutes
Note: following step is a material deposition, so must clean wafer before.
11. Clean: RCA cleans, no HF dip
Lecture#15-16 07/04/2020 37