Operational Amplifiers

BITS Pilani
Note to students

These slides should only be considered as supporting material. To have a

thorough understanding of the course, these must be accompanied by textbook,
reference materials and lecture notes.

Please note that these slides DO NOT include the material which was
handwritten in the lecture.

2 BITS Pilani, Deemed to be University under Section 3, UGC Act

Topics to be discussed

• Operational amplifiers
• Ideal op-amp
• Simplified practical model
• Circuits/applications

3 BITS Pilani, Deemed to be University under Section 3, UGC Act

Operational Amplifiers
(Op-amps)
• High gain multi-stage differential amplifiers
• High gain – typically in the range of 105 for 741 op-amp
• Multi stage – has different stages
• Differential amplifier – has differential input terminals

v1
Differential High gain Buffer and
Driver
amplifier amplifier level shifter v0
v2

Block diagram of op-amp

4 BITS Pilani, Deemed to be University under Section 3, UGC Act

Op-amp circuit symbol

Inverting terminal

Non-Inverting
terminal

(a) Circuit Symbol (b) Simplified practical model of op-amp

5 BITS Pilani, Deemed to be University under Section 3, UGC Act
Ideal op-amp

• Differential Gain (A) = INFINITE (∞)

• Input resistance (Rin) = INFINITE (∞ )
• Output resistance (Ro) = ZERO (0 )

6 BITS Pilani, Deemed to be University under Section 3, UGC Act

Can op-amp produce infinite voltage??

+15 V

- 15 V

7 BITS Pilani, Deemed to be University under Section 3, UGC Act

Circuit Analysis

Important Tips: (for IDEAL op-amp in negative feedback)

• Input current to op-amp is zero.
• Voltage at inverting terminal is equal to voltage at non-inverting terminal.

8 BITS Pilani, Deemed to be University under Section 3, UGC Act

Applications:
Inverting Amplifier

There is a negative
feedback through R2.

Voltage gain,
𝑣𝑜 𝑅2
=−
𝑣𝑆 𝑅1

9 BITS Pilani, Deemed to be University under Section 3, UGC Act

Inverting amplifier

𝑣𝑆 − 𝑣1 𝑣𝑜 − 𝑣1
+ =0 Also, 𝑣𝑜 = 𝐴 𝑣2 − 𝑣1 = −𝐴𝑣1
𝑅1 𝑅2
−𝑣𝑜
⟹ 𝑅2 𝑣𝑆 = 𝑅1 + 𝑅2 𝑣1 − 𝑅1 𝑣0 So, 𝑅2 𝑣𝑆 = 𝑅1 + 𝑅2 − 𝑅1 𝑣0
𝐴

10 BITS Pilani, Deemed to be University under Section 3, UGC Act

Inverting amplifier
−𝑣𝑜
So, 𝑅2 𝑣𝑆 = 𝑅1 + 𝑅2 − 𝑅1 𝑣0
𝐴

1
𝑅2 𝑣𝑆 = −[ 𝑅1 + 𝑅2 + 𝑅1 ]𝑣0
𝐴

𝑣𝑜 −𝑅2
=
𝑣𝑠 [ 𝑅 + 𝑅 1 + 𝑅 ]
1 2 𝐴 1

If, A ⟶ ∞, then, 𝑣𝑜 −𝑅2

=
𝑣𝑠 𝑅1

11 BITS Pilani, Deemed to be University under Section 3, UGC Act

Non-inverting amplifier

Voltage gain,
𝑣𝑜 𝑅2
=1+
𝑣2 𝑅1
12 BITS Pilani, Deemed to be University under Section 3, UGC Act
Voltage buffer or Voltage follower

𝑣𝑜 𝑅2 0
=1+ =1+ =1
𝑣2 𝑅1 ∞

13 BITS Pilani, Deemed to be University under Section 3, UGC Act

Adder

𝑅2
𝑣𝑜 = − (𝑣𝑎 + 𝑣𝑏 )
𝑅1

14 BITS Pilani, Deemed to be University under Section 3, UGC Act

Difference amplifier

𝑅2
𝑣𝑜 = (𝑣𝑏 − 𝑣𝑎 )
𝑅1

15 BITS Pilani, Deemed to be University under Section 3, UGC Act

Differentiator and integrator

𝑑 1
𝑣𝑜 𝑡 = −𝑅𝐶 𝑣1 (𝑡) 𝑣𝑜 𝑡 = − න 𝑣1 𝑡 𝑑𝑡
𝑑𝑡 𝑅𝐶

16 BITS Pilani, Deemed to be University under Section 3, UGC Act

Example 1

Find vo and io.

18 BITS Pilani, Deemed to be University under Section 3, UGC Act

 Some limitations of practical op-amps

Input offset voltage (VOS):

𝜇𝑉
Say, temperature coefficient of input offset voltage γ is 0.6 , and we made VOS = 0 at 20℃,
℃
then, at 30℃, 𝑉𝑂𝑆 = 0.6 30 − 20 𝜇𝑉 = 6𝜇𝑉, which will cause a change of 1.2 V for a open loop gain of 2 × 105 .

For a closed loop amplifier (say inverting amplifier), the output offset voltage reduces considerably.

20 BITS Pilani, Deemed to be University under Section 3, UGC Act

Some limitations of practical op-amps…

Common mode voltage (VCM):

Common mode voltage, 𝑉𝐶𝑀 = (𝑉+ + 𝑉− )/2 Differential mode voltage, 𝑉𝑑 = (𝑉+ − 𝑉− )

For practical operational amplifier,

𝑉𝑂𝑈𝑇 = 𝐴𝑂𝐿 𝑉+ − 𝑉− + 𝐴𝐶𝑀 𝑉𝐶𝑀 , where 𝐴𝐶𝑀 is the common mode gain.

Common Mode Rejection Ratio (CMRR)

𝐴𝑂𝐿
𝐶𝑀𝑅𝑅 = 𝐴𝑂𝐿 /𝐴𝐶𝑀 or in decibels, CMRR = 20 log10
𝐴𝐶𝑀

21 BITS Pilani, Deemed to be University under Section 3, UGC Act

Instrumentation amplifier

R3

R3

𝑅3 2𝑅1
𝑉𝑜𝑢𝑡 = (1 + )(𝑉2 − 𝑉1 )
𝑅2 𝑅𝐺

BITS Pilani, Deemed to be University under Section 3, UGC Act

IA by Texas Instruments

Low Offset Voltage:

50 μV Maximum

Low Drift: 0.5 μV/°C

Maximum

High CMRR: 120 dB

minimum

Gain Range: 1 to
10,000

8-Pin Plastic DIP

INA 128, INA 129

BITS Pilani, Deemed to be University under Section 3, UGC Act
Some available Instrumentation Amplifier
ICs

ANALOG DEVICES MAXIM INTEGRATED

LINEAR TECHNOLOGY

BITS Pilani, Deemed to be University under Section 3, UGC Act

Example 2

• Calculate the output voltage V0 for the circuit shown infigure given below. Assume, that the
resistance RA is a strain gauge, find the relation between output voltage V0 and strain e. Also,
find the value of R such that bridge is balanced (V0 = 0 V), when no strain is applied to the
strain gauge.

BITS Pilani, Deemed to be University under Section 3, UGC Act

 BITS Pilani

Thank You