You are on page 1of 11

Page |1

AIR UNIVERSITY ISLAMABAD

DEPARTMENT OF MECHANICAL AND


AEROSPACE ENGINEERING

LAB REPORT # 3

EE-206L ELECTRICAL LAB

Group members:-

 Muhammad Atif Jamil 210538


 Muhammad Kamran 210588
 Abdul waseh 210584

October 11,2022
Page |2

AIR UNIVERSITY
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING

EXPERIMENT NO. 3

Lab Title: Verification of KCL and KVL


Student Name: Abdul Waseh Reg. No: 210584

Objective: To understand the use of resistors connected in series and parallel.


To verify the measured values with the calculated values.

LAB ASSESSMENT:

Excellent Good Average Satisfactory Unsatisfactory


Attributes
(5) (4) (3) (2) (1)
Ability to Conduct
Experiment
Ability to assimilate the
results
Effective use of lab
equipment and follows the
lab safety rules

Total Marks: Obtained Marks:

LAB REPORT ASSESSMENT:


Excellent Good Average Satisfactory Unsatisfactory
Attributes
(5) (4) (3) (2) (1)

Data presentation

Experimental results

Conclusion

Total Marks: Obtained Marks:

Date: 11-2-2022 Signature:


Page |3

EXPERIMENT # 3:-

***Verification of KCL and KVL***

OBJECTIVES:-
 To learn, understand, and use of resistors connected in series and parallel.
 To learn the relationships of the total resistance of resistors connected in
series and parallel.
 To develop an understanding of Kirchhoff’s Voltage Law (KVL) and
Kirchhoff’s Current Law
 (KCL) theoretically and practically.
 To verify the measured values with the calculated values.

APPARATUS:-
 Oscilloscope
 Function Generator
 Regulated DC Power Supply
 Digital Multi-meter
 Bread Board
 Resistors

INTRODUCTION:-
Each device has its own characteristic resistance, and therefore each draws from
the source a different amount of current, depending on its resistive value. While the
voltage being accessed is nearly the same for all devices, the amount of current
drawn from the source increases as each device draws its respective current based
on its resistance.
As a result as more and more devices are connected in parallel, the total amount of
current drawn from the source increases. It thus has the effect of causing the
resistance to decrease with each additional resistance added. Additional devices
Page |4

added to a circuit, require additional current from the source until something is
overloaded. More current is required beyond that which can be supplied by the
source or carried by the conductors without burning up.

TASK 1:-
Series Resistors ( Verification of KVL):-
KVL is used in series circuit it is because current remains constant through out the
series circuit but the voltage
varies it means that the sum of
the total voltage in the In the
circuit is equal to the net
voltage.Series resistors are
connected in one terminal from
each resistor to the other resistor
while the other terminal
connected somewhere else in the
circuit, . The total resistance is
the summation of the all
resistors. They are connected in
series only one terminal of each
resistor connected to one terminal figure: 3.1 Credit: elonics.org
of another resistor.

Kirchhoff’s Voltage Law (KVL):


Kirchhoff’s Voltage Law (KVL) in a DC circuit states that “the algebraic sum of
the potential rises and drops around a closed loop (or path) is zero”. In other words,
“the sum of the rises around a closed loop must equal the sum of the drops in
potential”. A plus (+) sign is assigned for the potential rises (- to +) and minus sign
(-) is assigned to a potential drop (+ to -). Vc = 0, Where c is used for closed loop
and V is used for the potential rises and drops.
Page |5

ANALYSIS:-
For doing a complete analysis of KVL, with the given values of circuit parameters
follow the
following steps:
Step 1: Calculate the equivalent resistance of circuit
RT = R1 + R2 + R3
Step 2: Calculate the supply current IS
IS = E / RT
Step 3: Calculate the voltage across different
resistors
V1 = ISR1 V2 = ISR2 V3 = ISR3 figure: 3.2
Step 4: Use KVL to verify Credit:- Ciruitbread.com

Summition cV = 0 or E – V1 – V2 – V3 = 0 or E = V1 – V2 – V3

Experimental Data:-
Following are the procedures for the experiment,
o Connect the circuit.Measure the voltage across each elements of the circuit. Fill
the following table with necessary calculations.
o Verify Kirchhoff’s Voltage Law (KVL) by analyzing practical data and support
them by comparing the results with the theoretical values by proper circuit
solution.
o Verify the measured value with calculated value of total circuit. Show
necessary calculation.
o Find the result as a whole.
Calculations:-
Rt = R1 + R2 + R3 I = E / Rt
=3.341+2.231+1.835 I = 10 v / 7.707k ohm
= 7.407 k ohm I = 1.3 mA
Page |6

V1 = I R1
V1 = 1.3 * 3.41
V1 = 4.34 V

V2 = I R2
V2 = 1.3 * 2.23
V2 = 2.9 V

V3 = I R3
V3 = 1.3 * 1.835
V3 = 2.4 V

Table 1:
Calculated values
E V1 V2 V3 V1+V2+V3
10 4.34 2.9 2.4 9.7

Table 3.1

10

0
E v1 v2 v3 v1+v2+v3

Chart: 3.1
Page |7

Table 2:-
Measured values
M V1 V2 V3 V1+V2+V3
9.94 4.46 3.03 2.44 9.76

Table 3.2

10
9
8
7
6 9.94
5 E
4
3
2
1
0

Chart: 3.2

12

10

6 Series1
Series2
4

0
E v1 v2 v3 v1+v2+v3

Chart 3.3
Page |8

TASK#2:-
Parallel Resistors ( Verification of KCL):-
Mostly all household electrical circuits are made of many devices connected in
parallel. Each device is hooked to the power source in parallel with all the other
devices, each connected to the same voltage source and availing itself of the same
voltage. Parallel resistors add up in their total Conductance; the conditions is to
connect two terminals from each
resistor to two terminals of the
other resistor, as shown in figure.
The total resistance between c
and d, is the reciprocal of the
summation of the reciprocal of
resistors R1, R2 & R3. They are
connected in parallel since only
both terminals of each resistor
connected to both terminals of
another resistor.

Credit: esaral.com Figure: 3.3

Kirchhoff’s Voltage Law (KVL): Figure: 3.4


Kirchhoff’s Current Law (KCL) in a DC
circuit states that, “the algebraic sum of the
currents entering and leaving an area, system
or junction is zero”. In other word, “the sum
of the currents entering an area, system or
junction must equal the sum of the currents
leaving the area, system or junction”.
Figure: 3.4
I in = I out Credit: e-technology.com
Page |9

Analysis:-
For doing a complete analysis of KCL, with the given values of circuit parameters
follow the
following steps:
Step 1: Calculate the equivalent resistance of circuit:
RT = [(1/R1) + (1/R2) + (1/R3)]-1
Step 2: Calculate supply current IS
IS = E / RT
Step 3: Calculate the current through different branches:
I1 = E / R1 I2 = E / R2 I3 = E / R3
Step 4: Use KCL to verify:
IIN = IOUT or IS = I1 + I2 + I3

Experimental Data:-
Following are the procedures for the experiment,
o Connect the circuit.Measure the current across each elements of the circuit. Fill
the following table with necessary calculations.
o Verify Kirchhoff’s Current Law (KCL) by analyzing practical data and support
them by comparing the results with the theoretical values by proper circuit
solution.
o Verify the measured value with calculated value of total circuit. Show
necessary calculation.
o Find the result as a whole
Calculations:-
1/Rt = 1/R1 + 1/R2 + 1/R3
1/Rt = 1/3.341 + 1/2.231 + 1/1.835
1/Rt = 0.773 k ohm
P a g e | 10

I1 = E / R1
I1 = 10 / 3.341
I1 = 2.99 mA

I2 = E / R2
I2 = 10 / 2.231
I2 = 4.48 mA

I2 = E / R2
I2 = 10 / 1.835
I2 = 5.44 mA

Table 3:
Calculated values
I I1 I2 I3 I1+I2+I3
12.93 2.99 4.48 5.44 12.91
Table 1.3

14
12
10
8 12.93

6 I

4
2
0
measured values

Chart: 3.4
P a g e | 11

Table 4:
Measured values
I I1 I2 I3 I1+I2+I3
12.9 3.03 4.48 5.46 12.97
Table 1.3

14
12
10
12.93
8
6 I
4
2
0
measured values

Chart: 3.5

Conclusions:- 14

 The purpose of this 12


experiment was to verify
Kirchhoff's current and 10
voltage laws.
 The voltage around a loop 8
Series1
equals the sum of every
6 Series2
voltage drop in the same
loop for any closed network 4
and equals zero.
 Total current entering a 2
junction is exactly equal to
the charge leaving the node 0
I I1 I2 I3 I1+I2+I3
as it has no other place to
go except to leave, as no
charge is lost within the node. Chart: 3.6

You might also like