Professional Documents
Culture Documents
2016-17)
ABSTRACT
The multipliers are mainly focusing for low power. Here proposed two architectures for two inputs
signed multipliers namely selective activation multiplier and partitioned multiplier. The proposed
technique is mainly applied in DCT and DWT Application. Power is reduced. The proposed
multiplier is applied to all low power techniques with moderate area and time overhead.