You are on page 1of 45

1 2 3 4 5 6 7 8

TE5 Block Diagram 01


A A

USB-11
LCD/CCD Con. P24
EXT_LVDS
DDRIII-SODIMM1
DDRIII-SODIMM2 Sandy Bridge(UMA+VGA) VGA EXT_CRT
PCI-E x16 daughter board CRT Con.
P13,14 N12M-GE/N12P-GV/N12P-LP P24

DDR SYSTEM MEMORY


PCI-E P24
Dual Channel DDR III P15,16,17,18,19,20,21 EXT_HDMI
HDMI Level Shift
P23 HDMI Con. P23
rPGA 989
P3,4, 5, 6,
VRAM DDR3-64M*16
SATA - HDD Re-Driver VRAM DDR3-128M*16
P28 P28
FDI
DMI

DMI(x4)
SATA - ODD
P28 SATA 0
FDI USB-11
DMI INT_LVDS LCD/CCD Con. P24
SATA 4 PCI-E
B B
SATA

Graphics Interfaces
INT_CRT daughter board
P24 CRT Con. P24

INT_HDMI HDMI Level Shift


P23 HDMI Con. P23
USB 2.0 Con. daughter board USB-8
CougarPoint
USB-5 PCIE-3
SIM CARD. USB
P25 USB-3 3G P25
PCH
USB-4
Card Reader Con. P7,8, 9, 10, 11,12
PCIE-6
P31
USB-13 WLAN
RTC P25
USB 2.0 Con. USB-9
P26
BATTERY PCIE-7
C
Giga/10/100 Lan C
P8 P30
PCI-E
PCIE-2
Azalia IHDA
USB 3.0 P27
NVRAM
LPC

LPC

Audio Codec EC
P29 P32
POWER SYSTEM
ISL88731C (Charge) P35
RT8210B (System 5V/3V) P36
FAN K/B Con. HALL Sensor SPI Flash Touch Pad /B Power /B P37
RT8207L (DDR 1.5V)
MDC Con. MIC JACK HP SPK Con. Con. Con.
RT8238A (+VTT) P38
P29 P29 P29 P29 P3 P33 P24 P32 P33 P33
TPS51461 (+VCCSA) P39
D D

ISL95835 (+VCC_CORE) P40


G966A (+1.8V) P41
ISL95870A (+GPU_CORE) P42

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
Block Diagram
Date: Wednesday, January 05, 2011 Sheet 1 of 44
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

CONTROL Power States

02
Table of Contents POWER PLANE VOLTAGE SIGNAL ACTIVE IN
PAGE DESCRIPTION
VIN 10V~+19V S0~S5

1 Schematic Block Diagram +VCCRTC +3.0V~+3.3V S0~S5


2 Front Page
+3V +3.3V MAIN_ON S0
3-6 Processor
7-12 PCH +3V_S5 +3.3V S5_ON S0~S5
8 RTC
A +3V_HDP +3.3V MAIN_ON S0 A
13-14 DDRIII SO-DIMM
15-21 VGA +3VPCU +3.3V AC/DC Insert enable S0
23 HDMI comm part
+5V +5V MAIN_ON S0
24 LCD Panel
CRT & CRT BUS SWITCH +5V_S5 +5V S5_ON S0~S5
CCD
+5VPCU +5V AC/DC Insert enable S0~S5
HALL SENSOR&BACK LIGHT SWITCH
25 MINI Card (Wi-Fi & WIMAX) WIMAX_P +3.3V WMAX_P for WLAN
MINI Card 2nd
+1.8V +1.8V MAIN_ON S0
MINI Card 3nd
26 USB 2.0 +1.5V +1.5V MAIN_ON S0
27 USB 3.0
+1.5V_SUS +1.5V SUSON S0~S3
28 SATA ODD
Main SATA HDD & 2nd SATA HDD +VCC_CORE VRON S0
29 Codec (CX20587)
+VTT +1.05V MAIN_ON S0
30 Atheros LAN
31 3 IN 1 Card reader +1.05V +1.05V MAIN_ON S0
32 EC NPCE791L
+VAXG MPWROK S0
33 INT KeyBoard & K/B LED Power
TP board
B B
Power SW
HOLE
34 LED / EMI
35 Charger (ISL88731C) GND PLANE PAGE
36 System 5V/3V (RT8210B)
8769AGND
37 DDR1.5V(RT8207L)/1.05VSUS 32
38 +VTT/+1.05V (RT8238A) Audio_GND
29
39 +VCCAS(TPS51461)
Shield_GND
40 +VCC_CORE(ISL95835HRTZ) 29
41 +1.8V (G966A)/Discharge
GND ALL
42 +GPU_CORE(ISL95870AHRUZ)
ISL95870A_AGND 29

C C

D D

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
POWER STAGE AND BOI-FUNCTION
Date: Wednesday, January 05, 2011 Sheet 2 of 44
1 2 3 4 5 6 7 8
5 4 3 2 1

Sandy Bridge Processor (DMI,PEG,FDI) <CPU,VGA>


U15A
PEG_COMP
Sandy Bridge Processor (CLK,MISC,JTAG)<CPU>
U15B
03
J22
PEG_ICOMPI
J21
PEG_ICOMPO
{7} DMI_TXN0 B27 H22 A28 CLK_CPU_BCLKP_R R417 *SHORT_4 CLK_CPU_BCLKP {9}
DMI_RX#[0] PEG_RCOMPO BCLK

MISC

CLOCKS
{7} DMI_TXN1 B25 DMI_RX#[1] PEG_RXN[0..15] {15} {8} H_SNB_IVB# C26 PROC_SELECT# BCLK# A27 CLK_CPU_BCLKN_R R418 *SHORT_4 CLK_CPU_BCLKN {9}
{7} DMI_TXN2 A25
DMI_RX#[2] PEG_RXN0
{7} DMI_TXN3 B24 K33
DMI_RX#[3] PEG_RX#[0] PEG_RXN1 SKTOCC#
M35 TP19 AN34
PEG_RX#[1] PEG_RXN2 SKTOCC# CLK_DPLL_SSCLKP_R R78 1K_4
{7} DMI_TXP0 B28 L34 A16
DMI_RX[0] PEG_RX#[2] PEG_RXN3 DPLL_REF_CLK CLK_DPLL_SSCLKN_R R84 1K_4
{7} DMI_TXP1 B26 DMI_RX[1] PEG_RX#[3] J35 DPLL_REF_CLK# A15 +VTT

DMI
A24 J32 PEG_RXN4
{7} DMI_TXP2 DMI_RX[2] PEG_RX#[4] PEG_RXN5
{7} DMI_TXP3 B23 H34
DMI_RX[3] PEG_RX#[5] PEG_RXN6 TP_CATERR#
D PEG_RX#[6] H31 TP18 AL33 CATERR# D
G21 G33 PEG_RXN7
{7} DMI_RXN0 DMI_TX#[0] PEG_RX#[7]
E22 G30 PEG_RXN8
{7} DMI_RXN1 DMI_TX#[1] PEG_RX#[8]

THERMAL
F21 F35 PEG_RXN9
{7} DMI_RXN2 DMI_TX#[2] PEG_RX#[9] PEG_RXN10
{7} DMI_RXN3 D21 E34 {32} EC_PECI AN33 R8 CPU_DRAMRST# {22}
DMI_TX#[3] PEG_RX#[10] PEG_RXN11 PECI SM_DRAMRST#
E32

DDR3
MISC
PEG_RX#[11] PEG_RXN12
{7} DMI_RXP0 G22 DMI_TX[0] PEG_RX#[12] D33
D22 D31 PEG_RXN13
{7} DMI_RXP1 DMI_TX[1] PEG_RX#[13]

PCI EXPRESS* - GRAPHICS


F20 B33 PEG_RXN14 {32,40} H_PROCHOT# R104 56_4 H_PROCHOT#_R AL32 AK1 SM_RCOMP_0 R95 140/F_4
{7} DMI_RXP2 DMI_TX[2] PEG_RX#[14] PEG_RXN15 PROCHOT# SM_RCOMP[0] SM_RCOMP_1 R52
C21 C32 A5 25.5/F_4
{7} DMI_RXP3 DMI_TX[3] PEG_RX#[15] PEG_RXP[0..15] {15} SM_RCOMP[1]
A4 SM_RCOMP_2 R53 200/F_4
U:C2A
PEG_RXP0 SM_RCOMP[2]
PEG_RX[0] J33
L35 PEG_RXP1 PM_THRMTRIP# AN32
PEG_RX[1] PEG_RXP2 THERMTRIP#
PEG_RX[2] K34
A21 H35 PEG_RXP3
FDI0_TX#[0] PEG_RX[3] PEG_RXP4
H19 H32
FDI0_TX#[1] PEG_RX[4] PEG_RXP5
E19 G34
FDI0_TX#[2] PEG_RX[5] PEG_RXP6
F18 G31 AP29 XDP_PRDY#_R TP83

Intel(R) FDI
FDI0_TX#[3] PEG_RX[6] PEG_RXP7 PRDY#
B21 F33 AP27 XDP_PREQ# TP87
FDI1_TX#[0] PEG_RX[7] PEG_RXP8 PREQ#
C20 F30 PEG_TXN[0..15] {15}
FDI1_TX#[1] PEG_RX[8] PEG_RXP9
D18 FDI1_TX#[2] PEG_RX[9] E35 TCK AR26 XDP_TCLK

PWR MANAGEMENT
E17 E33 PEG_RXP10 AR27 XDP_TMS

JTAG & BPM


FDI1_TX#[3] PEG_RX[10] PEG_RXP11 PM_SYNC_R TMS
F32 {7} PM_SYNC R100 *SHORT_4 AM34 AP30 XDP_TRST#
PEG_RX[11] PEG_RXP12 PM_SYNC TRST#
PEG_RX[12] D34
A22 E31 PEG_RXP13 AR28 XDP_TDI_R TP78
FDI0_TX[0] PEG_RX[13] PEG_RXP14 TDI
G19 C33 AP26 XDP_TDO_R TP77
FDI0_TX[1] PEG_RX[14] PEG_RXP15 R92 *SHORT_4 H_PWRGOOD_R TDO
E20 FDI0_TX[2] PEG_RX[15] B32 {10} H_PWRGOOD AP33 UNCOREPWRGOOD
G18
FDI0_TX[3] PEG_TXN0_C C213 EV@0.1U/10V_4X PEG_TXN0 R96 10K_4
B20 FDI1_TX[0] PEG_TX#[0] M29
C19 M32 PEG_TXN1_C C220 EV@0.1U/10V_4X PEG_TXN1 AL35 XDP_DBR#_R R430 *SHORT_4
FDI1_TX[1] PEG_TX#[1] DBR# XDP_DBRST# {7}
D19 M31 PEG_TXN2_C C222 EV@0.1U/10V_4X PEG_TXN2 PM_DRAM_PWRGD_R V8
FDI1_TX[2] PEG_TX#[2] {22} PM_DRAM_PWRGD_R SM_DRAMPWROK
F17 L32 PEG_TXN3_C C224 EV@0.1U/10V_4X PEG_TXN3
FDI1_TX[3] PEG_TX#[3] PEG_TXN4_C PEG_TXN4
PEG_TX#[4] L29 C225 EV@0.1U/10V_4X
BPM#[0] AT28 XDP_BPM0_R TP85
J18 K31 PEG_TXN5_C C229 EV@0.1U/10V_4X PEG_TXN5 +VTT R98 *75/F_4 AR29 XDP_BPM1_R TP81
FDI_FSYNC0 FDI0_FSYNC PEG_TX#[5] PEG_TXN6_C PEG_TXN6 BPM#[1]
FDI_FSYNC1 J17 K28 C231 EV@0.1U/10V_4X AR30 XDP_BPM2_R TP79
FDI1_FSYNC PEG_TX#[6] PEG_TXN7_C PEG_TXN7 CPU_PLTRST# *43_4 CPU_PLTRST#_R BPM#[2]
PEG_TX#[7] J30 C232 EV@0.1U/10V_4X R103 AR33 RESET# BPM#[3] AT30 XDP_BPM3_R TP84
H20 J28 PEG_TXN8_C C236 EV@0.1U/10V_4X PEG_TXN8 AP32 XDP_BPM4_R TP75
FDI_INT FDI_INT PEG_TX#[8] BPM#[4]
H29 PEG_TXN9_C C256 EV@0.1U/10V_4X PEG_TXN9 AR31 XDP_BPM5_R TP80
PEG_TX#[9] PEG_TXN10_C PEG_TXN10 BPM#[5]
FDI_LSYNC0 J19 G27 C259 EV@0.1U/10V_4X AT31 XDP_BPM6_R TP82
FDI0_LSYNC PEG_TX#[10] PEG_TXN11_C PEG_TXN11 BPM#[6]
FDI_LSYNC1 H17 E29 C260 EV@0.1U/10V_4X AR32 XDP_BPM7_R TP76
FDI1_LSYNC PEG_TX#[11] PEG_TXN12_C C270 EV@0.1U/10V_4X PEG_TXN12 BPM#[7]
C
PEG_TX#[12] F27 C
D28 PEG_TXN13_C C274 EV@0.1U/10V_4X PEG_TXN13
PEG_TX#[13] PEG_TXN14_C C284 EV@0.1U/10V_4X PEG_TXN14
F26
PEG_TX#[14] PEG_TXN15_C C289 EV@0.1U/10V_4X PEG_TXN15
PEG_TX#[15] E25 PEG_TXP[0..15] {15}
A18 ACA-ZIF-069-K01
eDP_COMP eDP_COMPIO PEG_TXP0_C C290 EV@0.1U/10V_4X PEG_TXP0
A17 M28
eDP_ICOMPO PEG_TX[0] PEG_TXP1_C C298 EV@0.1U/10V_4X PEG_TXP1
B16 M33
eDP_HPD PEG_TX[1] PEG_TXP2_C C299 EV@0.1U/10V_4X PEG_TXP2
PEG_TX[2] M30
L31 PEG_TXP3_C C300 EV@0.1U/10V_4X PEG_TXP3
PEG_TX[3] PEG_TXP4_C C303 EV@0.1U/10V_4X PEG_TXP4
C15 L28
eDP_AUX PEG_TX[4] PEG_TXP5_C C304 EV@0.1U/10V_4X PEG_TXP5
D15 eDP_AUX# PEG_TX[5] K30
eDP

K27 PEG_TXP6_C C305 EV@0.1U/10V_4X PEG_TXP6


PEG_TX[6] PEG_TXP7_C C317 EV@0.1U/10V_4X PEG_TXP7
J29
PEG_TX[7] PEG_TXP8_C C326 EV@0.1U/10V_4X PEG_TXP8
C17 J27
eDP_TX[0] PEG_TX[8] PEG_TXP9_C C306 EV@0.1U/10V_4X PEG_TXP9
F16 H28
eDP_TX[1] PEG_TX[9] PEG_TXP10_C C308 EV@0.1U/10V_4X PEG_TXP10
C16 G28
eDP_TX[2] PEG_TX[10] PEG_TXP11_C C315 EV@0.1U/10V_4X PEG_TXP11
G15 E28
eDP_TX[3] PEG_TX[11] PEG_TXP12_C C320 EV@0.1U/10V_4X PEG_TXP12
F28
PEG_TX[12] PEG_TXP13_C C311 EV@0.1U/10V_4X PEG_TXP13
C18 eDP_TX#[0] PEG_TX[13] D27
E16 E26 PEG_TXP14_C C327 EV@0.1U/10V_4X PEG_TXP14
eDP_TX#[1] PEG_TX[14] PEG_TXP15_C C328 EV@0.1U/10V_4X PEG_TXP15
D16 D25
eDP_TX#[2] PEG_TX[15]
F15
eDP_TX#[3]

ACA-ZIF-069-K01

+VTT
FDI Disabling (Discrete Only) DP & PEG Compensation Processor pull-up <CPU> Level Shift <CPU> +3V_S5 Thermal Trip <CPU>

3
<VGA> +VTT
<CPU>
+VTT C212 2 Q44
{7,40} DELAY_VR_PWRGOOD
U5 *0.1U/10V_4X
FDI_INT R50 24.9/F_4 eDP_COMP 1 5 2N7002_200MA
H_PROCHOT# R89 62_4 NC VCC
B B
R504 EV@1K_4 FDI_FSYNC0 W=12mil; S=15mil; L<500mil 2
{9,25,27,30,32} PLTRST#

1
R493 EV@1K_4 FDI_FSYNC1 XDP_TMS R457 51_4 IN R169 100K_4
R499 EV@1K_4 FDI_LSYNC0 XDP_TDI_R R455 51_4 3 4 CPU_PLTRST#
R500 EV@1K_4 FDI_LSYNC1 +VTT XDP_TDO_R R149 *51_4 GND OUT
XDP_TCLK R439 51_4 *74LVC1G07GW R187
XDP_TRST# R115 51_4 1K_4
R501 R67 24.9/F_4 PEG_COMP
R552 1.5K/F_4 CPU_PLTRST#_R
EV@1K_4 W=12mil; S=15mil; L<500mil

2
R476 Q43
750/F_4
PM_THRMTRIP# 1 3 MMBT3904-7-F_200MA SYS_SHDN# {36}

PM_THRMTRIP# {10}

FAN Control-->For one FAN solution <THC/THV> CPU Thermal sensor / MB Local TEMP <THC>
+3V +3VPCU +3VPCU

+3V
R337 VL R184 150_4
R259 R260
+5V
40mils *10K_4 U18
CN9 R105 *150_4 +3VPCU_HW_SD 5 1 R101 29.4K/F_4 *10K_4 *330_4
U2 40mils {32} FANSIG1 FANSIG1
+3VPCU VCC SET
2

C52 2.2U/6.3V_6Y 2 3 TH_FAN_POWER1 C129 2


VIN VO 1 GND

2
5
TEMP_ALERT# CPUFAN#_ON_R_1 GND 2 0.1U/16V_4Y
1 3 1 6
{10,32} TEMP_ALERT# Q2 *2N7002_200MA /FON GND 3 THER_SHD#
7 4 3 1 3 SYS_SHDN# {36}
GND C108 HYST OT# Q25 *MMBT3904-7-F_200MA
4 VSET GND 8
{32} VFAN1 R486 0_4 G708T1U
G991P11U 2.2U/6.3V_6Y 85205-0300L
VL R519 *0_4 R433 *SHORT_4

A
U:C2A A

U:E3A V:B2A
V:E3A
Rset(Kohm)=0.0012T*T-0.9308T+96.147,Shut down on 86dgree
Hysteresis is 30C

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
Sandy Bridge 1/4 1A

Date: Wednesday, January 05, 2011 Sheet 3 of 44


5 4 3 2 1
5 4 3 2 1

Sandy Bridge Processor (DDR3) 04


U15C U15D

SA_CLK[0] AB6 M_A_CLKP0 {13} {14} M_B_DQ[63:0] SB_CLK[0] AE2 M_B_CLKP0 {14}
{13} M_A_DQ[63:0] SA_CLK#[0] AA6 M_A_CLKN0 {13} SB_CLK#[0] AD2 M_B_CLKN0 {14}
D M_A_DQ0 M_B_DQ0 D
C5 SA_DQ[0] SA_CKE[0] V9 M_A_CKE0 {13} C9 SB_DQ[0] SB_CKE[0] R9 M_B_CKE0 {14}
M_A_DQ1 D5 M_B_DQ1 A7
M_A_DQ2 SA_DQ[1] M_B_DQ2 SB_DQ[1]
D3 SA_DQ[2] D10 SB_DQ[2]
M_A_DQ3 D2 M_B_DQ3 C8
M_A_DQ4 SA_DQ[3] M_B_DQ4 SB_DQ[3]
D6 AA5 M_A_CLKP1 {13} A9 AE1 M_B_CLKP1 {14}
M_A_DQ5 SA_DQ[4] SA_CLK[1] M_B_DQ5 SB_DQ[4] SB_CLK[1]
C6 SA_DQ[5] SA_CLK#[1] AB5 M_A_CLKN1 {13} A8 SB_DQ[5] SB_CLK#[1] AD1 M_B_CLKN1 {14}
M_A_DQ6 C2 V10 M_B_DQ6 D9 R10
SA_DQ[6] SA_CKE[1] M_A_CKE1 {13} SB_DQ[6] SB_CKE[1] M_B_CKE1 {14}
M_A_DQ7 C3 M_B_DQ7 D8
M_A_DQ8 SA_DQ[7] M_B_DQ8 SB_DQ[7]
F10 SA_DQ[8] G4 SB_DQ[8]
M_A_DQ9 F8 M_B_DQ9 F4
M_A_DQ10 SA_DQ[9] M_B_DQ10 SB_DQ[9]
G10 SA_DQ[10] RSVD_TP[1] AB4 F1 SB_DQ[10] RSVD_TP[11] AB2
M_A_DQ11 G9 AA4 M_B_DQ11 G1 AA2
M_A_DQ12 SA_DQ[11] RSVD_TP[2] M_B_DQ12 SB_DQ[11] RSVD_TP[12]
F9 SA_DQ[12] RSVD_TP[3] W9 G5 SB_DQ[12] RSVD_TP[13] T9
M_A_DQ13 F7 M_B_DQ13 F5
M_A_DQ14 SA_DQ[13] M_B_DQ14 SB_DQ[13]
G8 F2
M_A_DQ15 SA_DQ[14] M_B_DQ15 SB_DQ[14]
G7 G2
M_A_DQ16 SA_DQ[15] M_B_DQ16 SB_DQ[15]
K4 SA_DQ[16] RSVD_TP[4] AB3 J7 SB_DQ[16] RSVD_TP[14] AA1
M_A_DQ17 K5 AA3 M_B_DQ17 J8 AB1
M_A_DQ18 SA_DQ[17] RSVD_TP[5] M_B_DQ18 SB_DQ[17] RSVD_TP[15]
K1 SA_DQ[18] RSVD_TP[6] W10 K10 SB_DQ[18] RSVD_TP[16] T10
M_A_DQ19 J1 M_B_DQ19 K9
M_A_DQ20 SA_DQ[19] M_B_DQ20 SB_DQ[19]
J5 J9
M_A_DQ21 SA_DQ[20] M_B_DQ21 SB_DQ[20]
J4 J10
M_A_DQ22 SA_DQ[21] M_B_DQ22 SB_DQ[21]
J2 SA_DQ[22] SA_CS#[0] AK3 M_A_CS#0 {13} K8 SB_DQ[22] SB_CS#[0] AD3 M_B_CS#0 {14}
M_A_DQ23 K2 AL3 M_B_DQ23 K7 AE3
SA_DQ[23] SA_CS#[1] M_A_CS#1 {13} SB_DQ[23] SB_CS#[1] M_B_CS#1 {14}
M_A_DQ24 M8 AG1 M_B_DQ24 M5 AD6
M_A_DQ25 SA_DQ[24] RSVD_TP[7] M_B_DQ25 SB_DQ[24] RSVD_TP[17]
N10 SA_DQ[25] RSVD_TP[8] AH1 N4 SB_DQ[25] RSVD_TP[18] AE6
M_A_DQ26 N8 M_B_DQ26 N2
M_A_DQ27 SA_DQ[26] M_B_DQ27 SB_DQ[26]
N7 N1
M_A_DQ28 SA_DQ[27] M_B_DQ28 SB_DQ[27]
M10 SA_DQ[28] M4 SB_DQ[28]
M_A_DQ29 M9 AH3 M_B_DQ29 N5 AE4
SA_DQ[29] SA_ODT[0] M_A_ODT0 {13} SB_DQ[29] SB_ODT[0] M_B_ODT0 {14}

DDR SYSTEM MEMORY B


M_A_DQ30 N9 AG3 M_B_DQ30 M2 AD4
DDR SYSTEM MEMORY A

SA_DQ[30] SA_ODT[1] M_A_ODT1 {13} SB_DQ[30] SB_ODT[1] M_B_ODT1 {14}


M_A_DQ31 M7 AG2 M_B_DQ31 M1 AD5
C M_A_DQ32 SA_DQ[31] RSVD_TP[9] M_B_DQ32 SB_DQ[31] RSVD_TP[19] C
AG6 SA_DQ[32] RSVD_TP[10] AH2 AM5 SB_DQ[32] RSVD_TP[20] AE5
M_A_DQ33 AG5 M_B_DQ33 AM6
M_A_DQ34 SA_DQ[33] M_B_DQ34 SB_DQ[33]
AK6 AR3
M_A_DQ35 SA_DQ[34] M_B_DQ35 SB_DQ[34]
AK5 SA_DQ[35] AP3 SB_DQ[35]
M_A_DQ36 AH5 M_B_DQ36 AN3
M_A_DQ37 SA_DQ[36] M_A_DQSN0 M_A_DQSN[7:0] {13} M_B_DQ37 SB_DQ[36] M_B_DQSN0 M_B_DQSN[7:0] {14}
AH6 C4 AN2 D7
M_A_DQ38 SA_DQ[37] SA_DQS#[0] M_A_DQSN1 M_B_DQ38 SB_DQ[37] SB_DQS#[0] M_B_DQSN1
AJ5 SA_DQ[38] SA_DQS#[1] G6 AN1 SB_DQ[38] SB_DQS#[1] F3
M_A_DQ39 AJ6 J3 M_A_DQSN2 M_B_DQ39 AP2 K6 M_B_DQSN2
M_A_DQ40 SA_DQ[39] SA_DQS#[2] M_A_DQSN3 M_B_DQ40 SB_DQ[39] SB_DQS#[2] M_B_DQSN3
AJ8 SA_DQ[40] SA_DQS#[3] M6 AP5 SB_DQ[40] SB_DQS#[3] N3
M_A_DQ41 AK8 AL6 M_A_DQSN4 M_B_DQ41 AN9 AN5 M_B_DQSN4
M_A_DQ42 SA_DQ[41] SA_DQS#[4] M_A_DQSN5 M_B_DQ42 SB_DQ[41] SB_DQS#[4] M_B_DQSN5
AJ9 SA_DQ[42] SA_DQS#[5] AM8 AT5 SB_DQ[42] SB_DQS#[5] AP9
M_A_DQ43 AK9 AR12 M_A_DQSN6 M_B_DQ43 AT6 AK12 M_B_DQSN6
M_A_DQ44 SA_DQ[43] SA_DQS#[6] M_A_DQSN7 M_B_DQ44 SB_DQ[43] SB_DQS#[6] M_B_DQSN7
AH8 SA_DQ[44] SA_DQS#[7] AM15 AP6 SB_DQ[44] SB_DQS#[7] AP15
M_A_DQ45 AH9 M_B_DQ45 AN8
M_A_DQ46 SA_DQ[45] M_B_DQ46 SB_DQ[45]
AL9 AR6
M_A_DQ47 SA_DQ[46] M_B_DQ47 SB_DQ[46]
AL8 AR5
M_A_DQ48 SA_DQ[47] M_B_DQ48 SB_DQ[47]
AP11 M_A_DQSP[7:0] {13} AR9 M_B_DQSP[7:0] {14}
M_A_DQ49 SA_DQ[48] M_A_DQSP0 M_B_DQ49 SB_DQ[48] M_B_DQSP0
AN11 D4 AJ11 C7
M_A_DQ50 SA_DQ[49] SA_DQS[0] M_A_DQSP1 M_B_DQ50 SB_DQ[49] SB_DQS[0] M_B_DQSP1
AL12 F6 AT8 G3
M_A_DQ51 SA_DQ[50] SA_DQS[1] M_A_DQSP2 M_B_DQ51 SB_DQ[50] SB_DQS[1] M_B_DQSP2
AM12 SA_DQ[51] SA_DQS[2] K3 AT9 SB_DQ[51] SB_DQS[2] J6
M_A_DQ52 AM11 N6 M_A_DQSP3 M_B_DQ52 AH11 M3 M_B_DQSP3
M_A_DQ53 SA_DQ[52] SA_DQS[3] M_A_DQSP4 M_B_DQ53 SB_DQ[52] SB_DQS[3] M_B_DQSP4
AL11 AL5 AR8 AN6
M_A_DQ54 SA_DQ[53] SA_DQS[4] M_A_DQSP5 M_B_DQ54 SB_DQ[53] SB_DQS[4] M_B_DQSP5
AP12 AM9 AJ12 AP8
M_A_DQ55 SA_DQ[54] SA_DQS[5] M_A_DQSP6 M_B_DQ55 SB_DQ[54] SB_DQS[5] M_B_DQSP6
AN12 AR11 AH12 AK11
M_A_DQ56 SA_DQ[55] SA_DQS[6] M_A_DQSP7 M_B_DQ56 SB_DQ[55] SB_DQS[6] M_B_DQSP7
AJ14 AM14 AT11 AP14
M_A_DQ57 SA_DQ[56] SA_DQS[7] M_B_DQ57 SB_DQ[56] SB_DQS[7]
AH14 AN14
M_A_DQ58 SA_DQ[57] M_B_DQ58 SB_DQ[57]
AL15 SA_DQ[58] AR14 SB_DQ[58]
M_A_DQ59 AK15 M_B_DQ59 AT14
M_A_DQ60 SA_DQ[59] M_B_DQ60 SB_DQ[59]
AL14 M_A_A[15:0] {13} AT12 M_B_A[15:0] {14}
M_A_DQ61 SA_DQ[60] M_A_A0 M_B_DQ61 SB_DQ[60] M_B_A0
AK14 AD10 AN15 AA8
M_A_DQ62 SA_DQ[61] SA_MA[0] M_A_A1 M_B_DQ62 SB_DQ[61] SB_MA[0] M_B_A1
AJ15 W1 AR15 T7
M_A_DQ63 SA_DQ[62] SA_MA[1] M_A_A2 M_B_DQ63 SB_DQ[62] SB_MA[1] M_B_A2
AH15 W2 AT15 R7
B SA_DQ[63] SA_MA[2] M_A_A3 SB_DQ[63] SB_MA[2] M_B_A3 B
SA_MA[3] W7 SB_MA[3] T6
V3 M_A_A4 T2 M_B_A4
SA_MA[4] M_A_A5 SB_MA[4] M_B_A5
V2 T4
SA_MA[5] M_A_A6 SB_MA[5] M_B_A6
SA_MA[6] W3 SB_MA[6] T3
{13} M_A_BS#0 AE10 W6 M_A_A7 {14} M_B_BS#0 AA9 R2 M_B_A7
SA_BS[0] SA_MA[7] M_A_A8 SB_BS[0] SB_MA[7] M_B_A8
{13} M_A_BS#1 AF10 V1 {14} M_B_BS#1 AA7 T5
SA_BS[1] SA_MA[8] M_A_A9 SB_BS[1] SB_MA[8] M_B_A9
{13} M_A_BS#2 V6 W5 {14} M_B_BS#2 R6 R3
SA_BS[2] SA_MA[9] M_A_A10 SB_BS[2] SB_MA[9] M_B_A10
AD8 AB7
SA_MA[10] M_A_A11 SB_MA[10] M_B_A11
V4 R1
SA_MA[11] M_A_A12 SB_MA[11] M_B_A12
SA_MA[12] W4 SB_MA[12] T1
AE8 AF8 M_A_A13 AA10 AB10 M_B_A13
{13} M_A_CAS# SA_CAS# SA_MA[13] {14} M_B_CAS# SB_CAS# SB_MA[13]
AD9 V5 M_A_A14 AB8 R5 M_B_A14
{13} M_A_RAS# SA_RAS# SA_MA[14] {14} M_B_RAS# SB_RAS# SB_MA[14]
AF9 V7 M_A_A15 AB9 R4 M_B_A15
{13} M_A_WE# SA_WE# SA_MA[15] {14} M_B_WE# SB_WE# SB_MA[15]

ACA-ZIF-069-K01 ACA-ZIF-069-K01

A A

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
Sandy Bridge 2/4 1A

Date: Wednesday, January 05, 2011 Sheet 4 of 44


5 4 3 2 1
5 4 3 2 1

Sandy Bridge Processor (POWER)<CPU> Sandy Bridge Processor (GRAPHIC POWER)<CPU,UGA> 05


U15F POWER U15G
POWER
R82 IV@100_4 +VAXG

SENSE
LINES
+VAXG AT24 AK35 R97 IV@0_4 VCC_AXG_SENSE
+VCC_CORE VAXG1 VAXG_SENSE R93 IV@0_4
+VTT AT23 AK34 VSS_AXG_SENSE
VAXG2 VSSAXG_SENSE R81 IV@100_4
D AT21 D
VAXG3
AT20
+ C439 R423 VAXG4
AT18
C@330U/2V_7343P_E9c VAXG5
AG35 EV@0_4 AT17
VCC1 VAXG6
AG34 AH13 AR24
VCC2 VCCIO1 VAXG7
AG33 AH10 AR23
VCC3 VCCIO2 VAXG8
AG32 AG10 AR21
VCC4 VCCIO3 VAXG9
AG31 AC10 AR20

VREF
VCC5 VCCIO4 VAXG10
AG30 Y10 AR18
VCC6 VCCIO5 VAXG11
AG29 U10 AR17
VCC7 VCCIO6 VAXG12 +VDDR_REF_CPU
AG28 P10 AP24 AL1 +VDDR_REF_CPU
VCC8 VCCIO7 VAXG13 SM_VREF
AG27 L10 AP23
VCC9 VCCIO8 C453 C183 C169 C467 C442 C469 VAXG14
AG26
VCC10 VCCIO9
J14 AP21
VAXG15
W=20mil ; S=20 mil; L<500mil
AF35 J13 10U/6.3V_8X C@10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X C@10U/6.3V_8X AP20
VCC11 VCCIO10 VAXG16
AF34 J12 AP18
VCC12 VCCIO11 VAXG17
AF33 J11 U:C2A AP17
VCC13 VCCIO12 VAXG18
AF32 H14 AN24
VCC14 VCCIO13 VAXG19
AF31 H12 AN23
VCC15 VCCIO14 VAXG20
AF30 H11 AN21
VCC16 VCCIO15 VAXG21
AF29 G14 AN20

DDR3 -1.5V RAILS


VCC17 VCCIO16 VAXG22
AF28 G13 AN18

PEG AND DDR


VCC18 VCCIO17 C460 C451 C150 C195 C190 C148 VAXG23
AF27 G12 AN17

GRAPHICS
VCC19 VCCIO18 *10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X C@10U/6.3V_8X C@10U/6.3V_8X 10U/6.3V_8X VAXG24
AF26 F14 AM24 AF7 +1.5V_CPU
VCC20 VCCIO19 VAXG25 VDDQ1
AD35 F13 AM23 AF4
VCC21 VCCIO20 VAXG26 VDDQ2
AD34 F12 U:C2A AM21 AF1
VCC22 VCCIO21 VAXG27 VDDQ3 C199 C202 C197 C191
AD33 F11 AM20 AC7
VCC23 VCCIO22 VAXG28 VDDQ4 10U/6.3V_8X C@10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X
AD32 E14 AM18 AC4
VCC24 VCCIO23 VAXG29 VDDQ5
AD31 E12 AM17 AC1
C447 C464 C193 C448 C189 C461 C480 VCC25 VCCIO24 VAXG30 VDDQ6
AD30 AL24 Y7
10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X VCC26 VAXG31 VDDQ7
AD29 E11 AL23 Y4
VCC27 VCCIO25 VAXG32 VDDQ8
AD28 D14 AL21 Y1
VCC28 VCCIO26 VAXG33 VDDQ9
AD27 D13 AL20 U7
VCC29 VCCIO27 C167 C444 C155 C156 VAXG34 VDDQ10 +
AD26 D12 AL18 U4
VCC30 VCCIO28 *10U/6.3V_8X *10U/6.3V_8X *10U/6.3V_8X *10U/6.3V_8X VAXG35 VDDQ11 C203 C204 C186
AC35 D11 AL17 U1
VCC31 VCCIO29 VAXG36 VDDQ12 C@10U/6.3V_8X 10U/6.3V_8X *330U/2V_7343P_E9c
AC34 C14 AK24 P7
C VCC32 VCCIO30 VAXG37 VDDQ13 C
AC33 C13 AK23 P4
C454 C458 C466 C484 C455 C184 C459 VCC33 VCCIO31 VAXG38 VDDQ14
AC32 C12 AK21 P1
10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X VCC34 VCCIO32 VAXG39 VDDQ15
AC31 C11 AK20
VCC35 VCCIO33 VAXG40
AC30 B14 AK18
VCC36 VCCIO34 VAXG41
AC29 B12 AK17
VCC37 VCCIO35 VAXG42
AC28 A14 AJ24
VCC38 VCCIO36 VAXG43
AC27 A13 AJ23
VCC39 VCCIO37 VAXG44
AC26 A12 AJ21
VCC40 VCCIO38 VAXG45
AA35 A11 AJ20
VCC41 VCCIO39 VAXG46
AA34 AJ18
VCC42 R422 *SHORT_4 VAXG47
AA33 J23 +VTT AJ17
VCC43 VCCIO40 VAXG48
AA32 AH24

SA RAIL
C445 C476 C485 C198 C486 VCC44 VAXG49
AA31 AH23
10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X 10U/6.3V_8X VCC45 VAXG50
AA30 AH21 M27 +VCCSA
VCC46 VAXG51 VCCSA1
AA29 AH20 M26
VCC47 VAXG52 VCCSA2
AA28 AH18 L26
VCC48 VAXG53 VCCSA3 C181 C178 C450
AA27 AH17 J26
VCC49 VAXG54 VCCSA4 10U/6.3V_8X 10U/6.3V_8X C@10U/6.3V_8X
AA26 CORE SUPPLY J25
VCC50 VCCSA5
Y35 J24
VCC51 VCCSA6
Y34 H26
C463 C471 C479 C475 C456 VCC52 VCCSA7
Y33 H25
C@10U/6.3V_6X C@10U/6.3V_6X C@10U/6.3V_6X C@10U/6.3V_6X C@10U/6.3V_6X VCC53 VCCSA8
Y32

1.8V RAIL
VCC54
Y31
VCC55
Y30
VCC56
Y29
VCC57
Y28
VCC58 R48 0_4
Y27 +1.8V B6 H23 VCCSA_VCCSSENSE {39}

MISC
VCC59 VCCPLL1 VCCSA_SENSE
Y26 A6
VCC60 VCCPLL2
V35 A2
SVID

VCC61 H_CPU_SVIDALRT# + VCCPLL3


V34 AJ29
VCC62 VIDALERT# H_CPU_SVIDCLK C165 C172 C175 C441 R46 10K_4
V33 AJ30 C22
C446 C449 VCC63 VIDSCLK H_CPU_SVIDDAT *10U/6.3V_8X 1U/6.3V_4X 1U/6.3V_4X C@330U/2V_7343P_E9c FC_C22
V32 AJ28 C24 VCCSA_VID1 {39}
C@10U/6.3V_6X C@10U/6.3V_6X VCC64 VIDSOUT VCCSA_VID1
V31
VCC65 R55 10K_4
V30
VCC66
B V29 B
VCC67 ACA-ZIF-069-K01
V28
VCC68
V27
VCC69
V26
VCC70
U35
VCC71
U34
U33
VCC72 Layout note: need routing <CPU>
VCC73
U32
U31
VCC74 together and ALERT need
VCC75
U30
U29
VCC76 between CLK and DATA
VCC77
U28
VCC78
U27
VCC79
U26
VCC80
R35
VCC81
R34
VCC82
R33
VCC83 H_CPU_SVIDCLK R87 *SHORT_4
R32 VR_SVID_CLK {40}
VCC84
R31
VCC85
R30
VCC86
R29
SENSE LINES

VCC87 R90 100_4


R28 +VCC_CORE
VCC88 R88 *SHORT_4
R27 AJ35 VCC_SENSE {40}
VCC89 VCC_SENSE R94 *SHORT_4 +VTT
R26 AJ34 VSS_SENSE {40}
VCC90 VSS_SENSE R91 100_4
P35
VCC91
P34
VCC92 R132 10_4
P33 +VTT
VCC93 R129 0_4
P32 B10 VCCP_SENSE {38} U:C2A
VCC94 VCCIO_SENSE R108 0_4 R80
P31 A10 VSSP_SENSE {38}
VCC95 VSSIO_SENSE
P30
VCC96
R139 10_4 V:B2A 130/F_4
P29
VCC97
P28
VCC98 H_CPU_SVIDDAT R77 *SHORT_4
P27 VR_SVID_DATA {40}
VCC99
P26 U:D3A
VCC100
A V:D3A A

+VTT

ACA-ZIF-069-K01

R74
75/F_4
Quanta Computer Inc.
H_CPU_SVIDALRT# R85 43_4 VR_SVID_ALERT# {40}
PROJECT : TE5
Size Document Number Rev
1A
Sandy Bridge 3/4
Date: Wednesday, January 05, 2011 Sheet 5 of 44
5 4 3 2 1
5 4 3 2 1

Sandy Bridge Processor (GND)


AT35
AT32
AT29
U15H

VSS1
VSS2
VSS3
VSS81
VSS82
VSS83
AJ22
AJ19
AJ16 T35
U15I

VSS161 VSS234 F22


Sandy Bridge Processor (RESERVED, CFG)<CPU>
U15E 06
AT27 VSS4 VSS84 AJ13 T34 VSS162 VSS235 F19 RSVD28 L7
AT25 VSS5 VSS85 AJ10 T33 VSS163 VSS236 E30 RSVD29 AG7
AT22 AJ7 T32 E27 CFG0 AK28 AE7
VSS6 VSS86 VSS164 VSS237 TP14 CFG[0] RSVD30
AT19 VSS7 VSS87 AJ4 T31 VSS165 VSS238 E24 TP17 AK29 CFG[1] RSVD31 AK2
AT16 AJ3 T30 E21 CFG2 AL26 W8
VSS8 VSS88 VSS166 VSS239 CFG[2] RSVD32
AT13 VSS9 VSS89 AJ2 T29 VSS167 VSS240 E18 TP13 AL27 CFG[3]
D AT10 AJ1 T28 E15 CFG4 AK26 D
VSS10 VSS90 VSS168 VSS241 CFG5 CFG[4]
AT7 VSS11 VSS91 AH35 T27 VSS169 VSS242 E13 AL29 CFG[5] RSVD33 AT26
AT4 AH34 T26 E10 CFG6 AL30 AM33
VSS12 VSS92 VSS170 VSS243 CFG7 CFG[6] RSVD34
AT3 VSS13 VSS93 AH32 P9 VSS171 VSS244 E9 AM31 CFG[7] RSVD35 AJ27
AR25 VSS14 VSS94 AH30 P8 VSS172 VSS245 E8 AM32 CFG[8]
AR22 VSS15 VSS95 AH29 P6 VSS173 VSS246 E7 AM30 CFG[9]
AR19 VSS16 VSS96 AH28 P5 VSS174 VSS247 E6 AM28 CFG[10]
AR16 VSS17 VSS97 AH26 P3 VSS175 VSS248 E5 AM26 CFG[11]
AR13 VSS18 VSS98 AH25 P2 VSS176 VSS249 E4 AN28 CFG[12]
AR10 VSS19 VSS99 AH22 N35 VSS177 VSS250 E3 AN31 CFG[13] RSVD37 T8
AR7 VSS20 VSS100 AH19 N34 VSS178 VSS251 E2 AN26 CFG[14] RSVD38 J16
AR4 VSS21 VSS101 AH16 N33 VSS179 VSS252 E1 AM27 CFG[15] RSVD39 H16
AR2 VSS22 VSS102 AH7 N32 VSS180 VSS253 D35 AK31 CFG[16] RSVD40 G16
AP34 VSS23 VSS103 AH4 N31 VSS181 VSS254 D32 AN29 CFG[17]
AP31 VSS24 VSS104 AG9 N30 VSS182 VSS255 D29
AP28 VSS25 VSS105 AG8 N29 VSS183 VSS256 D26
AP25 VSS26 VSS106 AG4 N28 VSS184 VSS257 D20
AP22 VSS27 VSS107 AF6 N27 VSS185 VSS258 D17 RSVD41 AR35
AP19 VSS28 VSS108 AF5 N26 VSS186 VSS259 C34 AJ31 VAXG_VAL_SENSE RSVD42 AT34
AP16 VSS29 VSS109 AF3 M34 VSS187 VSS260 C31 AH31 VSSAXG_VAL_SENSE RSVD43 AT33
AP13 VSS30 VSS110 AF2 L33 VSS188 VSS261 C28 AJ33 VCC_VAL_SENSE RSVD44 AP35
AP10 VSS31 VSS111 AE35 L30 VSS189 VSS262 C27 AH33 VSS_VAL_SENSE RSVD45 AR34
AP7 VSS32 VSS112 AE34 L27 VSS190 VSS263 C25
AP4 VSS33 VSS113 AE33 L9 VSS191 VSS264 C23
AP1 VSS34 VSS114 AE32 L8 VSS192 VSS265 C10 AJ26 RSVD5

RESERVED
AN30 VSS35 VSS115 AE31 L6 VSS193 VSS266 C1
AN27 VSS36 VSS116 AE30 L5 VSS194 VSS267 B22
AN25 AE29 L4 B19 B34
C AN22
AN19
VSS37
VSS38
VSS39
VSS VSS117
VSS118
VSS119
AE28
AE27
L3
L2
VSS195
VSS196
VSS197
VSS VSS268
VSS269
VSS270
B17
B15
{13} SMDDR_VREF_DQ0_M3
{14} SMDDR_VREF_DQ1_M3
B4
D1
RSVD6
RSVD7
RSVD46
RSVD47
RSVD48
A33
A34
C

AN16 VSS40 VSS120 AE26 L1 VSS198 VSS271 B13 RSVD49 B35


AN13 VSS41 VSS121 AE9 K35 VSS199 VSS272 B11 RSVD50 C35
AN10 VSS42 VSS122 AD7 K32 VSS200 VSS273 B9
AN7 AC9 K29 B8 R27 R28 F25
VSS43 VSS123 VSS201 VSS274 RSVD8
AN4 VSS44 VSS124 AC8 K26 VSS202 VSS275 B7 F24 RSVD9
AM29 AC6 J34 B5 *1K_4 *1K_4 F23
VSS45 VSS125 VSS203 VSS276 RSVD10
AM25 VSS46 VSS126 AC5 J31 VSS204 VSS277 B3 D24 RSVD11 RSVD51 AJ32
AM22 VSS47 VSS127 AC3 H33 VSS205 VSS278 B2 G25 RSVD12 RSVD52 AK32
AM19 VSS48 VSS128 AC2 H30 VSS206 VSS279 A35 G24 RSVD13
AM16 VSS49 VSS129 AB35 H27 VSS207 VSS280 A32 E23 RSVD14
AM13 VSS50 VSS130 AB34 H24 VSS208 VSS281 A29 D23 RSVD15
AM10 VSS51 VSS131 AB33 H21 VSS209 VSS282 A26 C30 RSVD16 VCC_DIE_SENSE AH27
AM7 VSS52 VSS132 AB32 H18 VSS210 VSS283 A23 A31 RSVD17
AM4 AB31 H15 A20 +3V +VTT B30
VSS53 VSS133 VSS211 VSS284 RSVD18
AM3 VSS54 VSS134 AB30 H13 VSS212 VSS285 A3 B29 RSVD19
AM2 VSS55 VSS135 AB29 H10 VSS213 D30 RSVD20 RSVD54 AN35 CLK_XDP_ITPP TP74
AM1 VSS56 VSS136 AB28 H9 VSS214 B31 RSVD21 RSVD55 AM35 CLK_XDP_ITPN TP73
AL34 VSS57 VSS137 AB27 H8 VSS215 A30 RSVD22
AL31 AB26 H7 R227 R43 C29
VSS58 VSS138 VSS216 RSVD23
AL28 VSS59 VSS139 Y9 H6 VSS217 10K_4 *10K_4
AL25 VSS60 VSS140 Y8 H5 VSS218
AL22 VSS61 VSS141 Y6 H4 VSS219 J20 RSVD24
AL19 VSS62 VSS142 Y5 H3 VSS220 B18 RSVD25 RSVD56 AT2
AL16 VSS63 VSS143 Y3 H2 VSS221 A19 VCCIO_SEL RSVD57 AT1
AL13 VSS64 VSS144 Y2 H1 VSS222 RSVD58 AR1
AL10 VSS65 VSS145 W 35 G35 VSS223
B AL7 VSS66 VSS146 W 34 G32 VSS224 J15 RSVD27 B
AL4 VSS67 VSS147 W 33 G29 VSS225
AL2 VSS68 VSS148 W 32 G26 VSS226
AK33 VSS69 VSS149 W 31 G23 VSS227 KEY B1
AK30 VSS70 VSS150 W 30 G20 VSS228
AK27 VSS71 VSS151 W 29 G17 VSS229
AK25 VSS72 VSS152 W 28 G11 VSS230
AK22 VSS73 VSS153 W 27 F34 VSS231
AK19 VSS74 VSS154 W 26 F31 VSS232
AK16 VSS75 VSS155 U9 F29 VSS233
AK13 U8 ACA-ZIF-069-K01
VSS76 VSS156
AK10 VSS77 VSS157 U6
AK7 VSS78 VSS158 U5
AK4 VSS79 VSS159 U3
AJ25 VSS80 VSS160 U2

ACA-ZIF-069-K01 ACA-ZIF-069-K01

The CFG signals have a default value of '1' if not terminated on the board.
Processor Strapping <CPU> CFG[6:5] (PCIE Port Bifurcation Straps)
1 0 CFG2 R136 EV@1K_4 CFG5 R112 *1K_4 11: (Default) x16 - Device 1 functions 1 and 2 disabled
CFG6 R111 *1K_4 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
CFG2 CFG4 R79 *1K_4
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
A (PEG Static Lane Reversal) Normal Operation Lane Reversed CFG7 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled A
R109 *1K_4

CFG4
(DP Presence Strap) Disable; No physical DP attached to eDP Enable; An ext DP device is connected to eDP

Quanta Computer Inc.


CFG7 PEG train immediately following PEG wait for BIOS training
(PEG Defer Training) xxRESETB de assertion PROJECT : TE5
Size Document Number Rev
Sandy Bridge 4/4 1A

Date: Wednesday, January 05, 2011 Sheet 6 of 44


5 4 3 2 1
5 4 3 2 1

Cougar Point (LVDS,DDI) <CLG/UGA/HMG>


U17D
07
Cougar Point (DMI,FDI,PM)<CLG> J47
M45
L_BKLTEN SDVO_TVCLKINN
AP43
AP45
<CLG,UGA,HMG>
U17C L_VDD_EN SDVO_TVCLKINP
P45 L_BKLTCTL SDVO_STALLN AM42
AM40
SDVO_STALLP
{3} DMI_RXN0 BC24 DMI0RXN FDI_RXN0 BJ14 T40 L_DDC_CLK
{3} DMI_RXN1 BE20 AY14 K47 AP39
DMI1RXN FDI_RXN1 L_DDC_DATA SDVO_INTN
D {3} DMI_RXN2 BG18 BE14 AP40 D
DMI2RXN FDI_RXN2 SDVO_INTP
{3} DMI_RXN3 BG20 DMI3RXN FDI_RXN3 BH13 T45 L_CTRL_CLK
FDI_RXN4 BC12 P39 L_CTRL_DATA
{3} DMI_RXP0 BE24 DMI0RXP FDI_RXN5 BJ12
{3} DMI_RXP1 BC20 BG10 AF37 P38
DMI1RXP FDI_RXN6 LVD_IBG SDVO_CTRLCLK
{3} DMI_RXP2 BJ18 DMI2RXP FDI_RXN7 BG9 AF36 LVD_VBG SDVO_CTRLDATA M39
{3} DMI_RXP3 BJ20 DMI3RXP
FDI_RXP0 BG14 AE48 LVD_VREFH
{3} DMI_TXN0 AW24 BB14 AE47 AT49
DMI0TXN FDI_RXP1 LVD_VREFL DDPB_AUXN
{3} DMI_TXN1 AW20 DMI1TXN FDI_RXP2 BF14 DDPB_AUXP AT47
{3} DMI_TXN2 BB18 DMI2TXN FDI_RXP3 BG13 DDPB_HPD AT40
{3} DMI_TXN3 AV18 BE12 AK39

DMI
FDI

LVDS
DMI3TXN FDI_RXP4 LVDSA_CLK#
BG12 AK40 AV42
FDI_RXP5 LVDSA_CLK DDPB_0N
{3} DMI_TXP0 AY24 BJ10 AV40
DMI0TXP FDI_RXP6 DDPB_0P
{3} DMI_TXP1 AY20 BH9 AN48 AV45
DMI1TXP FDI_RXP7 LVDSA_DATA#0 DDPB_1N
{3} DMI_TXP2 AY18 AM47 AV46

Digital Display Interface


DMI2TXP LVDSA_DATA#1 DDPB_1P
{3} DMI_TXP3 AU18 DMI3TXP AK47 LVDSA_DATA#2 DDPB_2N AU48
FDI_INT AW16 AJ48 LVDSA_DATA#3 DDPB_2P AU47
DDPB_3N AV47
BJ24 DMI_ZCOMP FDI_FSYNC0 AV12 AN47 LVDSA_DATA0 DDPB_3P AV49
AM49 LVDSA_DATA1
+1.05V R338 49.9/F_4 DMI_COMP BG25 BC10 AK49
DMI_IRCOMP FDI_FSYNC1 LVDSA_DATA2
AJ47 P46
R249 750/F_4 LVDSA_DATA3 DDPC_CTRLCLK
BH21 AV14 P42
DMI2RBIAS FDI_LSYNC0 DDPC_CTRLDATA
BB10 AF40
FDI_LSYNC1 LVDSB_CLK#
AF39 AP47
LVDSB_CLK DDPC_AUXN
AP49
DDPC_AUXP
AH45 AT38
LVDSB_DATA#0 DDPC_HPD
DSWVRMEN A18 DSWVREN {8} AH47 LVDSB_DATA#1
AF49 AY47
LVDSB_DATA#2 DDPC_0N

System Power Management


AF45 LVDSB_DATA#3 DDPC_0P AY49
SUSACK#_R C12 E22 DPWROK_R AY43
SUSACK# DPWROK DDPC_1N
AH43 LVDSB_DATA0 DDPC_1P AY45
AH49 BA47
C
XDP_DBRST# PCIE_WAKE# LVDSB_DATA1 DDPC_2N C
{3} XDP_DBRST# K3 B9 PCIE_WAKE# {27,30} AF47 BA48
SYS_RESET# WAKE# LVDSB_DATA2 DDPC_2P
AF43 BB47
LVDSB_DATA3 DDPC_3N
BB49
SYS_PWROK CLKRUN# DDPC_3P
P12
SYS_PWROK +3V CLKRUN# / GPIO32
N3 CLKRUN# {32}

N48 M43
MPWROK R198 *SHORT_4 EC_PWROK_R CRT_BLUE DDPD_CTRLCLK
L22 PWROK +3V_S5 SUS_STAT# / GPIO61 G8 T27 P49 CRT_GREEN DDPD_CTRLDATA M36
C433 *33P/50V_4N T49 CRT_RED
L10 +3V_S5 N14 SUSCLK {32} AT45

CRT
APWROK SUSCLK / GPIO62 DDPD_AUXN
T39 CRT_DDC_CLK DDPD_AUXP AT43
M40 BH41
PM_DRAM_PWRGD CRT_DDC_DATA DDPD_HPD
{22} PM_DRAM_PWRGD B13
DRAMPWROK +3V_S5 SLP_S5# / GPIO63
D10 T50
BB43
DDPD_0N
M47 CRT_HSYNC DDPD_0P BB45
{32} RSMRST# RSMRST# C21 H4 SUSC# {32} M49 BF44
RSMRST# SLP_S4# CRT_VSYNC DDPD_1N
BE44
DDPD_1P
BF42
SUS_PWR_ACK_R K16 DAC_IREF DDPD_2N
SUSWARN#/SUSPWRDNACK/GPIO30 +3V_S5
SLP_S3#
F4 SUSB# {32} T43
DAC_IREF DDPD_2P
BE42
T42 BJ42
CRT_IRTN DDPD_3N
BG42
R351 DDPD_3P
{32} DNBSWON# E20 G10 T28
PWRBTN# SLP_A# 1K/D_4 CougarPoint_R1P0

AC_PRESENT_R H20 DSW G16 SLP_SUS#_R


ACPRESENT / GPIO31 SLP_SUS#

PM_BATLOW# E10 BATLOW# / GPIO72 +3V_S5 PMSYNCH AP14 PM_SYNC {3}

PM_RI# A10 +3V_S5 K14 GPIO29


RI# SLP_LAN# / GPIO29

CougarPoint_R1P0
B B

PCH Pull-high/low<CLG> System PWR_OK <CLG> Deep Sx <CLG>


+3V +3V_S5
R496 10K_4 Ra +3V_S5
PM_RI# R463 10K_4 R492 *10K_4 Rb +3V_DSW
CLKRUN# R121 8.2K_4
PM_BATLOW# R160 8.2K_4 AC_PRESENT_R R487 *0_4 Rc AC_PRESENT {32}
XDP_DBRST# R437 1K_4
PCIE_WAKE# R461 10K_4

GPIO29 R255 10K_4 R509 0_4 R469 *0_4 Rd SUSACK#_R


U:D3A
SUS_PWR_ACK R464 10K_4
V:D3A SUS_PWR_ACK_R R467 0_4 Re SUS_PWR_ACK {32}

PM_DRAM_PWRGD R207 S3@200/F_4 +3V_S5 D47 *IV@SW1010CPT_100MA R503 0_4 Rf RSMRST#

DPWROK_R R502 *0_4 Rg SYS_HWPG {32,36}


RSMRST# R514 10K_4 R495 *IV@0_4
HWPG_VAXG {32,40}
SYS_PWROK R175 100K_4 C242
*0.1U/10V_4X SLP_SUS#_R R454 *0_4 Rh SLP_SUS# {32}
LVDS_BRIGHT_I R224 *100K_4 D46 *SW1010CPT_100MA
{18,32} LVDS_BRIGHT_I
5

U:C2A 2 R494 *SHORT_4


DELAY_VR_PWRGOOD {3,40}
{22} SYS_PWROK SYS_PWROK 4
1 MPWROK MPWROK {32,40}
U8 *TC7SH08FU(F)
3

A A

R197
*100K_4
Net Name Deep Sx Support Deep Sx No Support
U:C2A
AC_PRESENT Rb,Rc stuff Ra stuff

SUS_PWR_ACK Rd stuff Re stuff


Quanta Computer Inc.
DPWROK Rg stuff Rf stuff PROJECT : TE5
Size Document Number Rev
1A
SLP_SUS Rh stuff Rh No stuff Cougar Point 1/6
Date: Wednesday, January 05, 2011 Sheet 7 of 44
5 4 3 2 1
5 4 3 2 1

PCH2(CLG)
RTC Circuitry(RTC)
+3VPCU
D43

SDM10K45-7-F_100MA
+3V_RTC
20MIL
C529 18P/50V_4C
Cougar Point (HDA,JTAG,SATA) 08

2
1
R391 20K_6 SRTC_RST#
U17A
VCCRTC_1 Y3 R498
C558 G2 32.768KHZ_20 10M_4 RTC_X1 A20 C38 LAD0 {25,32}
D44 C559 RTCX1 FWH0 / LAD0 +3V
A38
20MIL

LPC
LAD1 {25,32}

3
4
1U/6.3V_4X C530 18P/50V_4C RTC_X2 FWH1 / LAD1
*SHORT_ PAD C20 B37 LAD2 {25,32}
SDM10K45-7-F_100MA 1U/10V_6Y RTCX2 FWH2 / LAD2
C37 LAD3 {25,32}
RTC_RST# FWH3 / LAD3 SERIRQ R181 8.2K_4
D20 RTCRST#
D36 LFRAME# {25,32} GPIO19 R212 10K_4
R465 SRTC_RST# FWH4 / LFRAME# GPIO21 R130 10K_4
G22
SRTCRST#
E36 PCH_DRQ#0 TP52

RTC
D 1K_4 R511 1M_4 SM_INTRUDER# LDRQ0# G3 D
+3V_RTC K22
INTRUDER# +3V LDRQ1# / GPIO23
K36 LDRQ#1 {25}
R394 20K_6 RTC_RST#
PCH_INVRMEN C17 V5 SERIRQ SERIRQ {25,32} *SHORT_ PAD
INTVRMEN SERIRQ
VCCRTC_2

C473 G1
U:D3A
20MIL AM3
V:D3A
SATA0RXN SATA_RXN0 {28}
1U/6.3V_4X *SHORT_ PAD ACZ_BITCLK N34 AM1
HDA_BCLK SATA0RXP SATA_RXP0 {28}

SATA 6G
SATA0TXN AP7 SATA_TXN0 {28} SATA HDD/SSD
ACZ_SYNC L34 AP5
HDA_SYNC SATA0TXP SATA_TXP0 {28}
PCBEEP T10 AM10
{29} PCBEEP SPKR SATA1RXN
1

AM8
CN23 ACZ_RST# SATA1RXP
K34 HDA_RST# SATA1TXN AP11
AP10
SATA1TXP
ACZ_SDIN0_AUDIO E34 AD7
AAA-BAT-054-K01 HDA_SDIN0 SATA2RXN
AD5
SATA2RXP
G34 AH5
2

+5V TP49 HDA_SDIN1 SATA2TXN


AH4
SATA2TXP
C34

IHDA
HDA_SDIN2
AB8 TP30
SATA3RXN
A34 AB10 TP24
R380 HDA_SDIN3 SATA3RXP
SATA3TXN AF3 TP33
AF1 TP29
*33K/F_4 ACZ_SDOUT SATA3TXP
A36

SATA
HDA_SDO
SATA4RXN Y7 SATA_RXN4 {28}
Y5 SATA_RXP4 {28}
SATA4RXP
TP47 C36 HDA_DOCK_EN# / GPIO33 +3V SATA4TXN AD3 SATA_TXN4 {28} SATA ODD
C518 AD1
SATA4TXP SATA_TXP4 {28}
TP46 N32
HDA_DOCK_RST# / GPIO13 +3V_S5

2
*33P/50V_4N SATA5RXN Y3
SATA5RXP Y1
ACZ_SYNC_R 3 1 ACZ_SYNC AB3
PCH_JTAG_TCK SATA5TXN
J3 AB1
Q34 JTAG_TCK SATA5TXP
*2N7002K_300MA PCH_JTAG_TMS H7 Y11

JTAG
JTAG_TMS SATAICOMPO
R563 0_4 PCH_JTAG_TDI K5 Y10 SATA_COMP R217 37.4/F_4
HDA Bus(CLG) PCH_JTAG_TDO
JTAG_TDI SATAICOMPI +1.05V

TP86 H1 JTAG_TDO
C C
AB12
SATA3RCOMPO
C322 *33P/50V_4N AB13 SATA3_COMP R220 49.9/F_4
SATA3COMPI

{29} BIT_CLK_AUDIO R350 33_4 ACZ_BITCLK PCH_SPI_CLK T3 AH1 SATA3_RBIAS R451 750/F_4
SPI_CLK SATA3RBIAS
{29} ACZ_SYNC_AUDIO R522 33_4 ACZ_SYNC_R PCH_SPI_CS0# Y14 SPI_CS0#
R517 33_4 ACZ_RST# R450 *10K_4 PCH_SPI_CS1# T1

SPI
{29} ACZ_RST#_AUDIO +3VPCU SPI_CS1#
P3 SATA_LED# {34}
R520 33_4 ACZ_SDOUT SATALED#
{29} ACZ_SDOUT_AUDIO
PCH_SPI_SI V4 +3V V14 GPIO21
ACZ_SDIN0_AUDIO SPI_MOSI SATA0GP / GPIO21
{29} ACZ_SDIN0_AUDIO
PCH_SPI_SO U3 +3V P1 GPIO19
SPI_MISO SATA1GP / GPIO19

PCH Strap Table CougarPoint_R1P0

Pin Name Strap description Sampled Configuration


PCH JTAG Debug (CLG) 0 = Default (weak pull-down 20K)
R116 *1K_4 PCBEEP
+3V_S5
SPKR No reboot mode setting PWROK 1 = Setting to No-Reboot mode +3V

0 = "top-block swap" mode


GNT3# / GPIO55 Top-Block Swap Override PWROK R530 *1K_4
1 = Default (weak pull-up 20K) PCI_GNT3# {9}

R133 R192
210/F_4 210/F_4 INTVRMEN Integrated 1.05V VRM enable ALWAYS Should be always pull-up R497 330K_4 PCH_INVRMEN
+3V_RTC
PCH_JTAG_TMS
PCH_JTAG_TDI
PCH_JTAG_TCK GNT1# / GPIO51 Boot BIOS Selection 1 [bit-1] PWROK
GNT1# GPIO19 Boot Location

1 1 SPI R539 *1K_4


R445 R148 R193
* GNT1# {9}
B 51_4 100/F_4 100/F_4 R449 *1K_4 GPIO19 B
GPIO19 Boot BIOS Selection 0 [bit-0] PWROK 0 0 LPC

0 = Override
HDA_SDO Flash Descriptor Security RSMRST +3V R521 *1K_4 ACZ_SDOUT ACZ_SDOUT {32}
1 = Default (weak pull-up 20K)
0 = Set to Vss R453 2.2K_4 +1.8V
DF_TVS DMI/FDI Termination voltage PWROK R452 1K_4
1 = Set to Vcc (weak pull-down 20K) DF_TVS {10}
H_SNB_IVB# {3}

0 = Disable R206 *10K_4


PCH Dual SPI (CLG) GPIO28 On-die PLL Voltage Regulator RSMRST# 1 = Enable (Default)
+3V_S5
R195 *1K_4 PLL_ODVR_EN {10}

0 = Support by 1.8V (weak pull-down) ACZ_SYNC


HDA_SYNC On-Die PLL VR Voltage Select RSMRST +3V_S5 R525 1K_4
1 = Support by 1.5V

+3V
INIT3_3V# Reserved PWROK 1 = Default (weak pull-up 20K) Should not pull low. leave as No Connect
U6
PCH_SPI_CS0# 1 8
PCH_SPI_CLK CE# VDD
6
SCK GNT2#/ 1 = Default. Should not be pulled low
PCH_SPI_SI 5 ESI Strap (Server Only) PWROK Should not pull low for desktop and mobile
PCH_SPI_SO 2
SI
7 R107 3.3K/F_4 GPIO53 for desktop and mobile
SO HOLD#
3 WP# VSS 4 0 = Default. TLS no Confidentiality
C214 C215 GPIO15 TLS Confidentiality RSMRST +3V_S5 R313 1K_4 GPIO15 {10}
*22P/50V_4N W25Q32BVSSIG 0.1U/16V_4Y 1 = TLS Confidentiality

LVDS Detected 0 = Default. Not Detected 1= PU to 3V


L_DDC_DATA PWROK 1 = Detected
+3V R106 3.3K/F_4

Port B Detected 0 = Default. Not Detected 1= PU to 3V


SDVO_CTRLDATA PWROK 1 = Detected

A
Port C Detected 0 = Default. Not Detected 0=NC A
DDPC_CTRLDATA PWROK 1 = Detected

Port D Detected 0 = Default. Not Detected 0=NC


DDPD_CTRLDATA PWROK 1 = Detected
SATA3GP/ Reserved
GPIO37 PWROK 0 = Default Should not be pulled high when strap is sampled

SATA2GP/ Reserved
GPIO36 PWROK 0 = Default Should not be pulled high when strap is sampled Quanta Computer Inc.
Deep S4/S5 Well On -Die 0 = Disable
PROJECT : TE5
DSWVREN {7}
DSWVRMEN ALWAYS Size Document Number Rev
Voltage Regulator Enable 1 = Enable R489 330K_4 R490 *330K_4
+3V_RTC Cougar Point 2/6 1A

Date: Wednesday, January 05, 2011 Sheet 8 of 44


5 4 3 2 1
5 4 3 2 1

Cougar Point-M (PCI,USB,NVRAM) <CLG>


Cougar Point-M (PCI-E,SMBUS,CLK) <CLG,U3B,VGA,MNG>
U17B
09
TP94 BG34
U17E TP95 PERN1 SMBALERT#
BJ34
PERP1 +3V_S5 SMBALERT# / GPIO11
E12
AY7 TP58 AV32
RSVD1 TP54 PETN1 SMB_PCH_CLK
AV7 AU32 H14 SMB_PCH_CLK {13,30}
RSVD2 PETP1 SMBCLK
BG26 AU3
TP1 RSVD3 SMB_PCH_DAT
BJ26 BG4 {27} PCIE_RXN_USB30# BE34 C9 SMB_PCH_DAT {13,30}
TP2 RSVD4 PERN2 SMBDATA
BH25 {27} PCIE_RXP_USB30 BF34
TP3 C556 U3@0.1U/10V_4X PCIE_TXN_USB30#_C BB32 PERP2
BJ16
TP4 RSVD5
AT10 USB3.0 {27} PCIE_TXN_USB30# PETN2
BG16 BC8 {27} PCIE_TXP_USB30 C557 U3@0.1U/10V_4X PCIE_TXP_USB30_C AY32

SMBUS
TP5 RSVD6 PETP2 DRAMRST_CNTRL_PCH
AH38
TP6 +3V_S5 SML0ALERT# / GPIO60
A12 DRAMRST_CNTRL_PCH {22}
AH37 AU2 {25} PCIE_RXN3 BG36
D TP7 RSVD7 PERN3 SMB_ME0_CLK D
AK43 AT4 {25} PCIE_RXP3 BJ36 C8
TP8 RSVD8 C347 3G@0.1U/10V_4X PCIE_TXN3_C PERP3 SML0CLK
AK45
TP9 RSVD9
AT3 3G {25} PCIE_TXN3 AV34
PETN3
C18 AT1 {25} PCIE_TXP3 C309 3G@0.1U/10V_4X PCIE_TXP3_C AU34 G12 SMB_ME0_DAT
TP10 RSVD10 PETP3 SML0DATA
N30 AY3
TP11 RSVD11
H3 AT5 BF36
TP12 RSVD12 PERN4
AH12 AV3 BE36
TP13 RSVD13 PERP4 SML1ALERT#_R
AM4
TP14 RSVD14
AV1 AY34
PETN4 +3V_S5 SML1ALERT# / PCHHOT# / GPIO74
C13
AM5 BB1 BB34
TP15 RSVD15 PETP4 SMB_ME1_CLK
Y13 BA3 +3V_S5 E14

PCI-E*
TP16 RSVD16 SML1CLK / GPIO58
K24 BB5 BG37
TP17 RSVD17 PERN5 SMB_ME1_DAT
L24
TP18 RSVD18
BB3 BH37
PERP5 +3V_S5 SML1DATA / GPIO75
M16
AB46 BB7 AY36
TP19 RSVD19 PETN5
AB45 BE8 BB36

RSVD
TP20 RSVD20 PETP5
BD4
RSVD21
BF6 {25} PCIE_RXN6 BJ38
RSVD22 PERN6
{25} PCIE_RXP6 BG38

Controller
NV_ALE C411 0.1U/10V_4X PCIE_TXN6_C PERP6
B21
TP21 RSVD23
AV5 TP26 WLAN {25} PCIE_TXN6 AU36
PETN6 CL_CLK1
M7
M20 AV10 {25} PCIE_TXP6 C392 0.1U/10V_4X PCIE_TXP6_C AV36
TP22 RSVD24 PETP6
AY16

Link
TP23
BG46 AT8 {30} PCIE_RXN7 BG40 T11
TP24 RSVD25 PERN7 CL_DATA1
{30} PCIE_RXP7 BJ40
C307 0.1U/10V_4X PCIE_TXN7_C PERP7
RSVD26
AY5 LAN {30} PCIE_TXN7 AY40
PETN7
BA2 {30} PCIE_TXP7 C295 0.1U/10V_4X PCIE_TXP7_C BB40 P10
RSVD27 PETP7 CL_RST1#
BE28
TP25
BC30 AT12 BE38
TP26 RSVD28 PERN8
BE32 BF3 BC38
TP27 RSVD29 PERP8
BJ32 AW38
TP28 PETN8
BC28 AY38
TP29 PETP8
BE30
TP30
BF32 +3V_S5 M10 CLK_PEGA_REQ#
TP31 TP41 R387 *SHORT_4 CLK_PCIE_LAN#_CY40 PEG_A_CLKRQ# / GPIO47
BG32 C24 {30} CLK_PCIE_LAN#
TP32 USBP0N TP40 R389 *SHORT_4 CLK_PCIE_LAN_C Y39 CLKOUT_PCIE0N
AV26
TP33 USBP0P
A24 LAN {30} CLK_PCIE_LAN CLKOUT_PCIE0P TP51
BB26 C25 USBP1- AB37 CLK_PCIE_VGAN_R R432 *SHORT_4 CLK_PCIE_VGAN {15}
USBP1- {27}

CLOCKS
TP34 USBP1N USBP1+ PCIE_CLK_LAN_REQ# CLKOUT_PEG_A_N
AU28 B25 USBP1+ {27} USB 2.0 (Colay w/ USB 3.0) {30} PCIE_CLK_LAN_REQ# J2 +3V_S5 AB38 CLK_PCIE_VGAP_R R548 *SHORT_4 CLK_PCIE_VGAP {15}
TP35 USBP1P PCIECLKRQ0# / GPIO73 CLKOUT_PEG_A_P
AY30 C26 TP53
TP36 USBP2N
AU26 A26
TP37 USBP2P USBP3- R431 *SHORT_4 CLK_PCIE_MINI#_R
AY26
TP38 USBP3N
K28
USBP3+
USBP3- {25} U:C2A {25} CLK_PCIE_MINI#
R547 *SHORT_4
AB49
CLK_PCIE_MINI_R CLKOUT_PCIE1N CLKOUT_DMI_N
AV22 CLK_CPU_BCLKN {3}
AV28
TP39 USBP3P
H28 USBP3+ {25} 3G {25} CLK_PCIE_MINI AB47
CLKOUT_PCIE1P CLKOUT_DMI_P
AU22 CLK_CPU_BCLKP {3}
AW30 E28 USBP4- EHCI1 WLAN
TP40 USBP4N USBP4- {31}
C D28 USBP4+ Card reader {25} PCIE_CLK_MINI_REQ# PCIE_CLK_MINI_REQ# M1 +3V C
USBP4P USBP4+ {31} PCIECLKRQ1# / GPIO18
C28 USBP5- AM12
USBP5N USBP5- {25} CLKOUT_DP_N
A28 USBP5+ SIM AM13
USBP5P USBP5+ {25} CLKOUT_DP_P
C29 U:D3A AA48
USBP6N CLKOUT_PCIE2N
PCI_PIRQA# K40
USBP6P
B29
N28
V:D3A AA47
CLKOUT_PCIE2P
BF18 CLK_BUF_PCIE_3GPLLN
PCI_PIRQB# PIRQA# USBP7N PCIE_CLKRQ2# CLKIN_DMI_N
K38 M28 V10 +3V BE18 CLK_BUF_PCIE_3GPLLP
PCI

PCI_PIRQC# PIRQB# USBP7P USBP8- PCIECLKRQ2# / GPIO20 CLKIN_DMI_P


H38 L30 USBP8- {24}
PCI_PIRQD# PIRQC# USBP8N USBP8+
G38
PIRQD# USBP8P
K30 USBP8+ {24} USB 2.0 (R)
G30 USBP9- {25} CLK_PCIE_3G# R385 *SHORT_4 CLK_PCIE_3G#_R Y37 BJ30 CLK_BUF_BCLKN
USBP9N USBP9- {26} CLKOUT_PCIE3N CLKIN_GND1_N
GPIO50 USBP9+ R386 *SHORT_4 CLK_PCIE_3G_R BG30 CLK_BUF_BCLKP
REQ1# / GPIO50 +3V USB 2.0 (L) 3G
C46 E30 {25} CLK_PCIE_3G Y36
USB

USBP9P USBP9+ {26} CLKOUT_PCIE3P CLKIN_GND1_P


GPIO52 TP38
REQ2# / GPIO52 +3V
C44 C30
GPIO54 USBP10N TP39 PCIE_CLK_3G_REQ#
REQ3# / GPIO54 +3V +3V_S5
E40 A30 {25} PCIE_CLK_3G_REQ# A8
USBP10P USBP11- PCIECLKRQ3# / GPIO25
L32 USBP11- {24} G24 CLK_BUF_DREFCLKN
GNT1# USBP11N USBP11+ CLKIN_DOT_96N
E24 CLK_BUF_DREFCLKP
GNT1# / GPIO51 +3V CCD EHCI2
{8} GNT1# D47 K32 USBP11+ {24}
TP55 USBP11P TP100 CLKIN_DOT_96P
GNT2# / GPIO53 +3V
E42 G32 Y43
PCI_GNT3# USBP12N TP101 CLKOUT_PCIE4N
GNT3# / GPIO55 +3V
{8} PCI_GNT3# F46 E32 Y45
USBP12P USBP13- CLKOUT_PCIE4P
C32 USBP13- {25} AK7 CLK_BUF_DREFSSCLKN
USBP13N USBP13+ PCIE_CLK_CARD_REQ# CLKIN_SATA_N
A32 USBP13+ {25} WLAN L12 +3V_S5 AK5 CLK_BUF_DREFSSCLKP
ODD_MD# USBP13P PCIECLKRQ4# / GPIO26 CLKIN_SATA_P
PIRQE# / GPIO2 +3V U:C2A
{28} ODD_MD# G42
PIRQF# C443 *22P/50V_4N
PIRQF# / GPIO3 +3V V:B2A
G40
PIRQG# USB_BIAS R518 22.6/F_4 R533 *SHORT_4 CLK_PCIE_USB30#_R K45 CLK_PCH_14M
PIRQG# / GPIO4 +3V U:C2A
C42 C33 {27} CLK_PCIE_USB30# V45
PIRQH# USBRBIAS# R534 *SHORT_4 CLK_PCIE_USB30_R CLKOUT_PCIE5N REFCLK14IN
PIRQH# / GPIO5 +3V
D44 {27} CLK_PCIE_USB30 V46
CLKOUT_PCIE5P C452 *22P/50V_4N
USB3.0
B33 {27} PCIE_CLK_USB30_REQ# PCIE_CLK_USB30_REQ# L14 +3V_S5 H45 CLK_PCI_FB C546 27P/50V_4N
TP28 PCI_PME# USBRBIAS PCIECLKRQ5# / GPIO44 CLKIN_PCILOOPBACK
K10

2
PME#
PCI_PLTRST# C6 +3V_S5 A14 USB_SC_OC_PCH# AB42 V47 XTAL25_IN Y4
PLTRST# OC0# / GPIO59 USB_SC_OC_PCH# {27} CLKOUT_PEG_B_N XTAL25_IN
+3V_S5 K20 USB_BUS_SW2_PCH R446 *0_4 AB40 V49 XTAL25_OUT R531
OC1# / GPIO40 USB_BUS_SW2 {27,32} CLKOUT_PEG_B_P XTAL25_OUT
+3V_S5 USB_BUS_SW0 1M_4 25MHZ_30
B17 U:D3A

1
TP96 CLK_PCI0_R OC2# / GPIO41 USB_BUS_SW3_PCH R475 *0_4 S3_STRAP
H49
CLKOUT_PCI0 +3V_S5 OC3# / GPIO42
C16 USB_BUS_SW3 {27,32} V:D3A E6
PEG_B_CLKRQ# / GPIO56+3V_S5
TP59 CLK_PCI1_R H43 +3V_S5 L16 USB_OC4# C547 27P/50V_4N
CLKOUT_PCI1 OC4# / GPIO43 USB_Normal_OC#2 {26,32}
CLK_PCI_FB R367 22_4 CLK_PCI_FB_R J48 +3V_S5 A16 USB30_SMI# Y47 XCLK_RCOMP R532 90.9/F_4 +1.05V
CLKOUT_PCI2 OC5# / GPIO9 USB30_SMI# {27} XCLK_RCOMP
{25} CLK_PCI_LPC R365 22_4 CLK_PCI_LPC_R K42 +3V_S5 D14 USB_OC6# V40
CLKOUT_PCI3 OC6# / GPIO10 USB_Normal_OC# {24,32} CLKOUT_PCIE6N
{32} PCLK_591 R353 22_4 CLK_PCI_EC_R H40 +3V_S5 C14 USB_OC7# V42
CLKOUT_PCI4 OC7# / GPIO14 SCI# {32} CLKOUT_PCIE6P
PCIE_CLKRQ6# T13 +3V_S5
C267 CougarPoint_R1P0 PCIECLKRQ6# / GPIO45
T23 V38 +3V K43 CLK_FLEX0

FLEX CLOCKS
CLKOUT_PCIE7N CLKOUTFLEX0 / GPIO64 TP56
*33P/50V_4N T21 V37
B CLKOUT_PCIE7P B
+3V F47 CLK_FLEX1 R538 *EV@22_4 PCH_CLK_27M {17}
GPIO46 CLKOUTFLEX1 / GPIO65
K12
PCIECLKRQ7# / GPIO46 +3V_S5
+3V H47 CLK_FLEX2 TP63
C3660 *EV@10P/50V_4N
C331 T19 CLK_PCH_ITPN CLKOUTFLEX2 / GPIO66
AK14
T17 CLK_PCH_ITPP CLKOUT_ITPXDP_N
AK13 +3V K49 CLK_FLEX3 R537 22_4 48M_CARD {31}
*33P/50V_4N CLKOUT_ITPXDP_P CLKOUTFLEX3 / GPIO67

CougarPoint_R1P0 C785 *33P/50V_4N

PLTRST# <CLG,VGA> PCI/USBOC# Pull-up <CLG> CLK_REQ/Strap Pin <CLG> SMBus/Pull-up <CLG> +3V_S5
+3V_S5
+3V_S5
+3V_S5 +3V R173 10K_4 PCIE_CLK_LAN_REQ# 33MHz 27MHz 48/24MHz 14.318MHz 25MHz
R491 R124 10K_4 PCIE_CLK_3G_REQ#
10 1 USB_OC7# PCI_PIRQA# R368 8.2K_4 R170
USB_OC4# USB_SC_OC_PCH# PCI_PIRQB# R366 8.2K_4 R138 10K_4 PCIE_CLK_USB30_REQ# 2.2K_4 CLK_FLEX0
9 2 U:C2A

2
C235 USB_BUS_SW2_PCH 8 3 USB_OC6# PCI_PIRQC# R359 8.2K_4
*0.1U/10V_4X USB_BUS_SW0 7 4 USB30_SMI# PCI_PIRQD# R362 8.2K_4
USB_BUS_SW3_PCH 6 5 R120 *10K_4 PCIE_CLK_CARD_REQ# {32} 2ND_MBCLK 3 1 SMB_ME1_CLK CLK_FLEX1
5

R191 *10K_4 PCIE_CLKRQ6#


PCI_PLTRST# 10KX8 GPIO54 R363 10K_4 R216 *10K_4 GPIO46 Q30
2 U:D3A GPIO52 R372 10K_4 *2N7002_200MA
U:C2A CLK_FLEX2
4 PLTRST# {3,25,27,30,32} V:D3A GPIO50 R377 10K_4 +3V
1
PIRQG# R378 10K_4
BIOS default turn off +3V_S5
U16 PIRQF# R384 10K_4 R215 *10K_4 PCIE_CLKRQ2# CLK_FLEX3
3

*TC7SH08FU(F) R435 PIRQH# R393 10K_4


100K_4 ODD_MD# R397 10K_4
R237 10K_4 PCIE_CLK_MINI_REQ#
U:C2A R200
TP27
2.2K_4

2
+3V_S5
R442 *SHORT_4 R447 *SHORT_4 VGA_PLTRST# {15}
R171 *10K_4 S3_STRAP SMB_ME1_DAT
R188 10K_4
U:E3A {32} 2ND_MBDATA 3 1
V:E3A Q62
A *2N7002_200MA
U:C2A A
+3V_S5

R172 IV@10K_4 CLK_PEGA_REQ# +3V_S5


CLK_PEGA_REQ# {15}
R199 *EV@10K_4
U:C2A R211 10K_4 SMBALERT#
R235 2.2K_4 SMB_PCH_CLK
R458 2.2K_4 SMB_PCH_DAT
CLK_BUF_BCLKN R342 10K_4 R441 2.2K_4 SMB_ME0_CLK
CLK_BUF_BCLKP R344 10K_4 R225 2.2K_4 SMB_ME0_DAT
CLK_BUF_PCIE_3GPLLN R229 10K_4 R228 10K_4 SML1ALERT#_R
CLK_BUF_PCIE_3GPLLP
CLK_BUF_DREFCLKN
R221
R291
10K_4
10K_4
R477 1K_4 DRAMRST_CNTRL_PCH Quanta Computer Inc.
CLK_BUF_DREFCLKP R318 10K_4 R205 *10K_4
CLK_BUF_DREFSSCLKN R178 10K_4 PROJECT : TE5
CLK_BUF_DREFSSCLKP R180 10K_4
U:C2A Size Document Number Rev
CLK_PCH_14M R360 10K_4
V:B2A 1A
Cougar Point 3/6
Date: Wednesday, January 05, 2011 Sheet 9 of 44
5 4 3 2 1
5 4 3 2 1

TE7:GPIO0 BOARD_ID4
Cougar Point (GPIO,VSS_NCTF,RSVD)
T7
U17F

BMBUSY# / GPIO0 +3V +3V TACH4 / GPIO68 C40 GPIO68


<CLG>
BOARD ID SETTING <CLG>
Board ID ID1 ID2 ID3 ID4 ID6 ID7
10 ID9 GPIO1
UMA SKU H
GPIO1 A42 +3V +3V B41 R529 1.5K/F_4 VGA SKU L
TACH1 / GPIO1 TACH5 / GPIO69
TE7:GPIO6 BOARD_ID6 H36 TACH2 / GPIO6 +3V +3V TACH6 / GPIO70 C41 R528 1.5K/F_4 +3V W/O 3G H
D
W/ 3G L D
BOARD_ID2 E38 +3V +3V A40 R527 1.5K/F_4
TACH3 / GPIO7 TACH7 / GPIO71
W/O LED KB H
{28} PCH_ODD_EN PCH_ODD_EN C10 +3V_S5 W/ LED KB L
GPIO8
TE7:HDPACT GPIO12 C4 LAN_PHY_PWR_CTRL / GPIO12 +3V_S5 14" H
15" L
GPIO15
{8} GPIO15 G2 GPIO15 +3V_S5 A20GATE P4 GATEA20 {32}
W/ MDC H
PECI AU16 W/O MDC L
ODD_PRSNT# U2 +3V
U:E3A {28} ODD_PRSNT# SATA4GP / GPIO16
P5 RCIN# W/ HDMI H
V:E3A RCIN# RCIN# {32}
W/O HDMI L

GPIO
GPIO17 D40 +3V AY11 H_PW RGOOD {3}

CPU/MISC
TACH0 / GPIO17 PROCPWRGD
U:C2A USB3.0 H
GPIO22 T5 +3V AY10 PCH_THRMTRIP# R202 390_4 PM_THRMTRIP# {3} USB2.0 L
SCLOCK / GPIO22 THRMTRIP#
USB_BUS_SW 1 W/ G-sensor
E8 GPIO24 / MEM_LED +3V_S5 INIT3_3V# T14 TP31 U:C2A H
W/O G-sensor L
GPIO27 E16 DSW AY1 DF_TVS {8}
GPIO27 DF_TVS
{8} PLL_ODVR_EN PLL_ODVR_EN P8 +3V_S5
GPIO28
TS_VSS1 AH8
STP_PCI# K1 +3V +3V +3V
STP_PCI# / GPIO34
TE7:X BOARD_ID7 TS_VSS2 AK11
K4 GPIO35 +3V
C TS_VSS3 AH10 C
GPIO36 V8 +3V R179 R147
SATA2GP / GPIO36
U:E3A TS_VSS4 AK10 10K_4 10K_4
BOARD_ID9 +3V
V:E3A TE7:GPIO16 M5 SATA3GP / GPIO37
BOARD_ID1 N2 +3V P37 BOARD_ID2 CPUSB# {25} BOARD_ID4
SLOAD / GPIO38 NC_1
GPIO39 +3V
M3 SDATAOUT0 / GPIO39 TE7:GPIO0
TE7:HDPINT GPIO48 +3V +3V_S5
V13 SDATAOUT1 / GPIO48 +3V VSS_NCTF_15 BG2

{3,32} TEMP_ALERT# TEMP_ALERT# V3 +3V BG48


SATA5GP / GPIO49 VSS_NCTF_16
BOARD_ID3 R358 R59
D6 GPIO57 +3V_S5 VSS_NCTF_17 BH3

BH47 IV@10K_4 10K_4


VSS_NCTF_18
A4 BJ4 BOARD_ID1 BOARD_ID3 K/B_LED_DECT# {33}
VSS_NCTF_1 VSS_NCTF_19
A44 VSS_NCTF_2 VSS_NCTF_20 BJ44

A45 BJ45 R369 R176


VSS_NCTF_3 VSS_NCTF_21 U:C2A
GPIO Pull-up/Pull-down <CLG> V:B2A

NCTF
A46 BJ46 EV@10K_4 *10K_4
VSS_NCTF_4 VSS_NCTF_22
A5 BJ5 +3V_S5
VSS_NCTF_5 VSS_NCTF_23
B B
A6 VSS_NCTF_6 VSS_NCTF_24 BJ6
USB_BUS_SW 1 R210 *10K_4
B3 C2 PCH_ODD_EN R370 *10K_4
VSS_NCTF_7 VSS_NCTF_25 +3V +3V +3V
B47 VSS_NCTF_8 VSS_NCTF_26 C48
GPIO12 R443 *10K_4
TE7:HDPACT
BD1 VSS_NCTF_9 VSS_NCTF_27 D1
+3V R239 R143 R146
BD49 D49 10K_4 HM@10K_4 U3@10K_4
VSS_NCTF_10 VSS_NCTF_28
BE1 E1 GPIO68 R164 10K_4
VSS_NCTF_11 VSS_NCTF_29 TEMP_ALERT# R233 10K_4 BOARD_ID6 BOARD_ID7 BOARD_ID9
BE49 E49 GPIO39 R145 10K_4
VSS_NCTF_12 VSS_NCTF_30 GPIO17 R466 10K_4
GPIO22 R157 10K_4
TE7:GPIO6 TE7:X TE7:GPIO16
BF1 VSS_NCTF_13 VSS_NCTF_31 F1
R381 R415 R416
BF49 VSS_NCTF_14 VSS_NCTF_32 F49
GPIO48 R137 *10K_4 *10K_4 NHM@10K_4 U2@10K_4
TE7:HDPINT
CougarPoint_R1P0

ODD_PRSNT# R438 10K_4


STP_PCI# R436 10K_4
GATEA20 R142 10K_4
RCIN# R141 10K_4
A A

U:C2A
V:B2A GPIO1 R232 10K_4
GPIO36 R163 10K_4
GPIO27 R470 10K_4 Quanta Computer Inc.
PROJECT : TE5
Size Document Number Rev
1A
Cougar Point 4/6
Date: W ednesday, January 05, 2011 Sheet 10 of 44
5 4 3 2 1
5 4 3 2 1

PCH5(CLG)
COUGAR POINT (POWER)
+VCCA_DAC_1_2 +3V
+1.05V R403 *0_4
+1.05V_VCCUSBCORE

R376
U:C2A
V:B2A

*SHORT_6
+1.05V
11
VccADAC =1mA(8mils)
U17G POWER L29 HCB1608KF-181T15_1.5A C564 IEE@0.1U/10V_4X Cougar Point-M (POWER)
+1.05V +1.05V_PCH_VCC U:D3A C542
VccCORE =1.3 A(60mils) C554 C549 C553 V:D3A 1U/6.3V_4X VCCSUS3_3 = 119mA(15mils)
R218 *SHORT_1206 AA23
VCCCORE[1] VCCADAC
U48 0.01U/25V_4X 0.1U/10V_4X 10U/6.3V_8X U17J POWER +3V_S5
AC23 VCCCORE[2]

CRT
AD21 +3V_DSW R488 *0_4 +VCCACLK AD49 N26
C286 C266 C271 C252 VCCCORE[3] +VCCALVDS +3V VCCACLK VCCIO[29] R268 *SHORT_6
AD23 VCCCORE[4] VSSADAC U47

VCC CORE
1U/6.3V_4X 1U/6.3V_4X 1U/6.3V_4X 10U/6.3V_8X AF21 VccALVDS=1mA(8mils) VCCDSW3_3= 3mA P26
VCCCORE[5] R364 IV@0_4 R480 0_4 +VCCPDSW VCCIO[30]
AF23 VCCCORE[6] +3V_S5 T16 VCCDSW3_3
AG21 P28 C268
D +1.05V +1.05V_PCH_VCCDPLL_EXP U:C2A AG23
VCCCORE[7] R356 EV@0_4 VCCIO[31] 0.1U/10V_4X D
VCCCORE[8] C249 PCH_VCCDSW
AG24 VCCCORE[9] VCCALVDS AK36 V12 DCPSUSBYP VCCIO[32] T27
R246 *SHORT_4 AG26 0.1U/10V_4X
VCCCORE[10]
U:D3A AG27 VCCCORE[11] VSSALVDS AK37 VCCIO[33] T29
AG29 +VCC_TX_LVDS +1.8V C238 +3V_SUS_CLKF33 T38 R508 *SHORT_4
V:D3A C560 IEE@0.1U/10V_4X AJ23
VCCCORE[12]
VccTX_LVDS=60mA(10mils) +1.05V +VCCAPLL_CPY_PCH IEE@0.1U/10V_4X VCC3_3[5]

LVDS
VCCCORE[13] L24 IV@0.1uh_8_250MA +3V_VCCPUSB
AJ26 AM37 T23
+1.05V +1.05V_VCCAPLL_EXP VCCCORE[14] VCCTX_LVDS[1] R383 EV@0_4 L26 *10uh_8_100MA VCCSUS3_3[7] C533
AJ27 BH23
VCCCORE[15] VCCAPLLDMI2 0.1U/10V_4X
AJ29 VCCCORE[16] VCCTX_LVDS[2] AM38 VCCSUS3_3[8] T24
L25 *1uh_6_25MA AJ31 C310 C416 C414 +1.05V R345 *SHORT_4 +VCCDPLL_CPY AL29
VCCCORE[17] IV@0.01U/25V_4X IV@0.01U/25V_4X IV@10U/6.3V_8X C532 VCCIO[14]
AP36 V23

USB
VCCTX_LVDS[3] *10U/6.3V_8X C561 IEE@0.1U/10V_4X VCCSUS3_3[9]
C531 AP37 +VCCSUS1 AL24 V24 R340 *SHORT_4 +1.05V
IEE@10U/6.3V_6X VCCTX_LVDS[4] DCPSUS[3] VCCSUS3_3[10]
AN19 VCCIO[28] U:D3A P24 +3V_VCCAUBG
VCCME(+1.05V) = ??A(??mils)
V:D3A C262 VCCSUS3_3[6] C372
BJ22 +3V_VCC_GIO +3V IEE@1U/6.3V_4X AA19 1U/6.3V_4X U:C2A
+1.05V +1.05V_VCCIO VCCAPLLEXP VCCASW[1]
T26 +VCCAUPLL
V:B2A
R526 *SHORT_6 +1.05V +1.05V_VCCEPW VCCIO[34]
VccIO =2.925 A(140mils) V33 AA21

HVCMOS
R341 *SHORT_1206 VCC3_3[6] VCCASW[2]
AN16
VCCIO[15] VccASW =1.01 A(60mils) VCC5REFSUS=1mA
VCCDMI = 42mA(10mils) R339 *SHORT_1206 AA24 M26 +5V_PCH_VCC5REFSUS R395 10/F_4 +5V_S5
C543 VCCASW[3] V5REF_SUS
AN17 VCCIO[16]

Clock and Miscellaneous


C301 C288 C287 V34 0.1U/10V_4X +1.1V_VCC_DMI +VTT AA26 D6 SDM10K45-7-F_100MA
1U/6.3V_4X 1U/6.3V_4X 1U/6.3V_4X VCC3_3[7] U:C2A C285 C263 C278 VCCASW[4]
AN23 +VCCA_USBSUS C417
+3V_S5
R282 *SHORT_4 1U/6.3V_4X 1U/6.3V_4X 1U/6.3V_4X DCPSUS[4] 0.1U/10V_4X
AN21 AA27
VCCIO[17] VCCASW[5] +3V_VCCPSUS
VCCSUS3_3[1] AN24
AN26 AA29 C261
VCCIO[18] C253 VCCASW[6] IEE@1U/6.3V_4X
AN27 AT16 +VCCAFDI_VRM +VCCAFDI_VRM 1U/6.3V_4X AA31 V5REF= 1mA
VCCIO[19] VCCVRM[3] VCCASW[7]
C269 C302 + C427 AP21 AC26 P34 +5V_PCH_VCC5REF R357 10/F_4 +5V
1U/6.3V_4X 10U/6.3V_8X C@220U/2.5V_3528P_E35b VCCIO[20] C297 C296 + C462 VCCASW[8] V5REF
VCCCLKDMI = 20mA(8mils)
AP23 AT20 10U/6.3V_8X 10U/6.3V_8X C@220U/2.5V_3528P_E35b AC27 D5 SDM10K45-7-F_100MA +3V
VCCIO[21] VCCDMI[1] +VCC_DMI_CCI VCCASW[9] C318
N20

DMI

PCI/GPIO/LPC
+1.1V_VCC_DMI_CCI +1.05V VCCSUS3_3[2] 1U/6.3V_4X
AP24 AC29

VCCIO
VCCIO[22] VCCASW[10]
VCCSUS3_3[3] N22
AP26 AB36 L28 *10uh_8_100MA R545 *1/F_4 AC31
VCCIO[23] VCCCLKDMI VCCASW[11] +3V_VCCPSUS R240 *SHORT_6
P20 +3V_S5
R544 *SHORT_4 VCCSUS3_3[4]
AT24 AD29
+3V +3V_VCC_EXP VCCIO[24] C548 C551 VCCASW[12]
C
VCCSUS3_3[5] P22 VCCSUS3_3 = 119mA(15mils) C
1U/6.3V_4X IEE@10U/6.3V_8X AD31 C248
R513 *SHORT_8 VCCASW[13] 1U/6.3V_4X
AN33
VCCIO[25]
W21 AA16
VCCASW[14] VCC3_3[1]
AN34 AG16
C534 VCCIO[26] VCCDFTERM[1] +VCCP_NAND +1.8V +3V_VCCPCORE R125 *SHORT_6
VCCPNAND = 190 mA(15mils) W23 VCCASW[15] VCC3_3[8] W16 +3V
0.1U/10V_4X
BH29 AG17 R167 *SHORT_8 W24 T34 VCCPCORE = 28mA(10mils)

DFT / SPI
VCC3_3[3] VCCDFTERM[2] VCCASW[16] VCC3_3[4] +3V
C228
W26 0.1U/10V_4X
C247 VCCASW[17] C234
VCCDFTERM[3] AJ16
0.1U/10V_4X W29 0.1U/10V_4X
+VCCAFDI_VRM VCCASW[18]
+VCCAFDI_VRM AP16
C555 IEE@0.1U/10V_4X VCCVRM[2] +1.05V
AJ17 W31 AJ2 +3V
VCCDFTERM[4] VCCASW[19] VCC3_3[2]
+1.05V R189 *0_4 +1.05V_VCCAPLL_FDI BG6 R151 *SHORT_6 W33
VccAFDIPLL VCCASW[20] C291
AF13
+3V_VCCME_SPI +3V VCCIO[5] 0.1U/10V_4X
VCCSPI = 20mA(8mils)
R219 *SHORT_4 +1.05V_VCCDPLL_FDI AP17 C230 C243 0.1U/10V_4X +VCCRTCEXT N16
VCCIO[27] DCPRTC
FDI

V1 R434 *SHORT_6 1U/6.3V_4X AH13 +V1.05S_SATA3 R174 *SHORT_8


U:D3A C541 IEE@0.1U/10V_4X VCCSPI VCCIO[12] +1.05V
V:D3A AU20 +VCCAFDI_VRM Y49 AH14
+VTT VCCDMI[2] +VCCAFDI_VRM VCCVRM[4] VCCIO[13]
C490 R540 *SHORT_6 C237
1U/6.3V_4X 1U/6.3V_4X
U:C2A CougarPoint_R1P0 AF14
C544 +1.05V_VCCA_A_DPL VCCIO[6]
65mA(10mils) BD47 ??mA(??mils)

SATA
1U/6.3V_4X VCCADPLLA +V1.1LAN_VCCAPLL L9 *10uh_8_100MA
VCCAPLLSATA AK1 +1.05V
8mA(8mils) +1.05V_VCCA_B_DPL BF47
VCCADPLLB C515
R541 *SHORT_6 AF11 +VCCAFDI_VRM IEE@10U/6.3V_8X
+VCCDIFFCLK VCCVRM[1]
AF17
VCCIO[7]
VCCVRM= 114mA(15mils)
+VCCDIFFCLKN AF33
C545 VCCDIFFCLKN[1] +VCC_SATA R158 *SHORT_6
AF34 AC16 +1.05V
1U/6.3V_4X VCCDIFFCLKN[2] VCCIO[2]
VCCDIFFCLKN= 55mA(10mils) AG34
VCCDIFFCLKN[3]
+1.05V AC17
VCCIO[3] C245
VCCSSC= 95mA(10mils)
R278 *0_6 +V1.05V_SSCVCC AG33 AD17 1U/6.3V_4X
VCCSSC VCCIO[4]

C246 C244 0.1U/10V_4X +VCCSST V16 +1.05V_VCCEPW VCCME = 1.01A(60mils)


B
IEE@1U/6.3V_4X DCPSST B

T17 T21
+VTT +V1.05M_VCCSUS DCPSUS[1] VCCASW[22]
V19

MISC
DCPSUS[2]
1mA(8mils) U:C2A R208 *SHORT_4 +VTT_VCCPCPU V21
VCCASW[23]

CPU
BJ8
C240 C239 C241 V_PROC_IO
VCCASW[21] T19
+VCCAFDI_VRM +3VPCU +3V_DSW 4.7U/6.3V_6X 0.1U/10V_4X 0.1U/10V_4X
VCCRTC<1mA(8mils) +3V_RTC

RTC
D42 *SDM10K45-7-F_100MA A22 P32 +V3.3A_1.5A_HDA_IO R512 *SHORT_4 VCCSUSHDA= 10mA(8mils)

HDA
VCCRTC VCCSUSHDA +3V_S5
+1.5V R155 *SHORT_6

C537 C538 C539 CougarPoint_R1P0 C535 C536


1U/6.3V_4X 0.1U/10V_4X 0.1U/10V_4X IEE@1U/6.3V_4X 0.1U/10V_4X
C482 C562 C563
10U/6.3V_8X EE@0.1U/10V_4X EE@0.1U/10V_4X

U:D3A
V:D3A
+1.05V L18 10uh_8_100MA +1.05V_VCCA_A_DPL

+ C319 C377
IV@220U/2.5V_3528P_E35b IV@1U/6.3V_4X R549
+3V *0_6

R546 *0_6
L23 10uh_8_100MA +1.05V_VCCA_B_DPL
R543 1/F_4 L27 10uh_8_100MA +3V_SUS_CLKF33

+ C378 C412
C550 C552 IV@220U/2.5V_3528P_E35b IV@1U/6.3V_4X
10U/6.3V_8X 1U/6.3V_4X
A
U:C2A A
V:B2A

Quanta Computer Inc.


PROJECT :TE5
Size Document Number Rev
1A
Cougar Point 5/6
Date: Wednesday, January 05, 2011 Sheet 11 of 44
5 4 3 2 1
5 4 3 2 1

PCH6(CLG)
12
U17I

AY4 H46
IBEX PEAK-M (GND) AY42
AY46
VSS[159]
VSS[160]
VSS[259]
VSS[260] K18
K26
VSS[161] VSS[261]
D AY8 VSS[162] VSS[262] K39 D
B11 VSS[163] VSS[263] K46
B15 VSS[164] VSS[264] K7
B19 VSS[165] VSS[265] L18
B23 VSS[166] VSS[266] L2
B27 VSS[167] VSS[267] L20
B31 VSS[168] VSS[268] L26
B35 VSS[169] VSS[269] L28
B39 VSS[170] VSS[270] L36
B7 VSS[171] VSS[271] L48
U17H F45 M12
VSS[172] VSS[272]
H5 VSS[0] BB12 VSS[173] VSS[273] P16
BB16 VSS[174] VSS[274] M18
AA17 VSS[1] VSS[80] AK38 BB20 VSS[175] VSS[275] M22
AA2 VSS[2] VSS[81] AK4 BB22 VSS[176] VSS[276] M24
AA3 VSS[3] VSS[82] AK42 BB24 VSS[177] VSS[277] M30
AA33 VSS[4] VSS[83] AK46 BB28 VSS[178] VSS[278] M32
AA34 VSS[5] VSS[84] AK8 BB30 VSS[179] VSS[279] M34
AB11 VSS[6] VSS[85] AL16 BB38 VSS[180] VSS[280] M38
AB14 VSS[7] VSS[86] AL17 BB4 VSS[181] VSS[281] M4
AB39 VSS[8] VSS[87] AL19 BB46 VSS[182] VSS[282] M42
AB4 VSS[9] VSS[88] AL2 BC14 VSS[183] VSS[283] M46
AB43 VSS[10] VSS[89] AL21 BC18 VSS[184] VSS[284] M8
AB5 VSS[11] VSS[90] AL23 BC2 VSS[185] VSS[285] N18
AB7 VSS[12] VSS[91] AL26 BC22 VSS[186] VSS[286] P30
AC19 VSS[13] VSS[92] AL27 BC26 VSS[187] VSS[287] N47
AC2 VSS[14] VSS[93] AL31 BC32 VSS[188] VSS[288] P11
AC21 VSS[15] VSS[94] AL33 BC34 VSS[189] VSS[289] P18
AC24 VSS[16] VSS[95] AL34 BC36 VSS[190] VSS[290] T33
AC33 VSS[17] VSS[96] AL48 BC40 VSS[191] VSS[291] P40
AC34 VSS[18] VSS[97] AM11 BC42 VSS[192] VSS[292] P43
AC48 VSS[19] VSS[98] AM14 BC48 VSS[193] VSS[293] P47
C C
AD10 VSS[20] VSS[99] AM36 BD46 VSS[194] VSS[294] P7
AD11 VSS[21] VSS[100] AM39 BD5 VSS[195] VSS[295] R2
AD12 VSS[22] VSS[101] AM43 BE22 VSS[196] VSS[296] R48
AD13 VSS[23] VSS[102] AM45 BE26 VSS[197] VSS[297] T12
AD19 VSS[24] VSS[103] AM46 BE40 VSS[198] VSS[298] T31
AD24 VSS[25] VSS[104] AM7 BF10 VSS[199] VSS[299] T37
AD26 VSS[26] VSS[105] AN2 BF12 VSS[200] VSS[300] T4
AD27 VSS[27] VSS[106] AN29 BF16 VSS[201] VSS[301] W34
AD33 VSS[28] VSS[107] AN3 BF20 VSS[202] VSS[302] T46
AD34 VSS[29] VSS[108] AN31 BF22 VSS[203] VSS[303] T47
AD36 VSS[30] VSS[109] AP12 BF24 VSS[204] VSS[304] T8
AD37 VSS[31] VSS[110] AP19 BF26 VSS[205] VSS[305] V11
AD38 VSS[32] VSS[111] AP28 BF28 VSS[206] VSS[306] V17
AD39 VSS[33] VSS[112] AP30 BD3 VSS[207] VSS[307] V26
AD4 VSS[34] VSS[113] AP32 BF30 VSS[208] VSS[308] V27
AD40 VSS[35] VSS[114] AP38 BF38 VSS[209] VSS[309] V29
AD42 VSS[36] VSS[115] AP4 BF40 VSS[210] VSS[310] V31
AD43 VSS[37] VSS[116] AP42 BF8 VSS[211] VSS[311] V36
AD45 VSS[38] VSS[117] AP46 BG17 VSS[212] VSS[312] V39
AD46 VSS[39] VSS[118] AP8 BG21 VSS[213] VSS[313] V43
AD8 VSS[40] VSS[119] AR2 BG33 VSS[214] VSS[314] V7
AE2 VSS[41] VSS[120] AR48 BG44 VSS[215] VSS[315] W17
AE3 VSS[42] VSS[121] AT11 BG8 VSS[216] VSS[316] W19
AF10 VSS[43] VSS[122] AT13 BH11 VSS[217] VSS[317] W2
AF12 VSS[44] VSS[123] AT18 BH15 VSS[218] VSS[318] W27
AD14 VSS[45] VSS[124] AT22 BH17 VSS[219] VSS[319] W48
AD16 VSS[46] VSS[125] AT26 BH19 VSS[220] VSS[320] Y12
AF16 VSS[47] VSS[126] AT28 H10 VSS[221] VSS[321] Y38
AF19 VSS[48] VSS[127] AT30 BH27 VSS[222] VSS[322] Y4
AF24 VSS[49] VSS[128] AT32 BH31 VSS[223] VSS[323] Y42
AF26 VSS[50] VSS[129] AT34 BH33 VSS[224] VSS[324] Y46
B AF27 AT39 BH35 Y8 B
VSS[51] VSS[130] VSS[225] VSS[325]
AF29 VSS[52] VSS[131] AT42 BH39 VSS[226] VSS[328] BG29
AF31 VSS[53] VSS[132] AT46 BH43 VSS[227] VSS[329] N24
AF38 VSS[54] VSS[133] AT7 BH7 VSS[228] VSS[330] AJ3
AF4 VSS[55] VSS[134] AU24 D3 VSS[229] VSS[331] AD47
AF42 VSS[56] VSS[135] AU30 D12 VSS[230] VSS[333] B43
AF46 VSS[57] VSS[136] AV16 D16 VSS[231] VSS[334] BE10
AF5 VSS[58] VSS[137] AV20 D18 VSS[232] VSS[335] BG41
AF7 VSS[59] VSS[138] AV24 D22 VSS[233] VSS[337] G14
AF8 VSS[60] VSS[139] AV30 D24 VSS[234] VSS[338] H16
AG19 VSS[61] VSS[140] AV38 D26 VSS[235] VSS[340] T36
AG2 VSS[62] VSS[141] AV4 D30 VSS[236] VSS[342] BG22
AG31 VSS[63] VSS[142] AV43 D32 VSS[237] VSS[343] BG24
AG48 VSS[64] VSS[143] AV8 D34 VSS[238] VSS[344] C22
AH11 VSS[65] VSS[144] AW14 D38 VSS[239] VSS[345] AP13
AH3 VSS[66] VSS[145] AW18 D42 VSS[240] VSS[346] M14
AH36 VSS[67] VSS[146] AW2 D8 VSS[241] VSS[347] AP3
AH39 VSS[68] VSS[147] AW22 E18 VSS[242] VSS[348] AP1
AH40 VSS[69] VSS[148] AW26 E26 VSS[243] VSS[349] BE16
AH42 VSS[70] VSS[149] AW28 G18 VSS[244] VSS[350] BC16
AH46 VSS[71] VSS[150] AW32 G20 VSS[245] VSS[351] BG28
AH7 VSS[72] VSS[151] AW34 G26 VSS[246] VSS[352] BJ28
AJ19 VSS[73] VSS[152] AW36 G28 VSS[247]
AJ21 VSS[74] VSS[153] AW40 G36 VSS[248]
AJ24 VSS[75] VSS[154] AW48 G48 VSS[249]
AJ33 VSS[76] VSS[155] AV11 H12 VSS[250]
AJ34 VSS[77] VSS[156] AY12 H18 VSS[251]
AK12 VSS[78] VSS[157] AY22 H22 VSS[252]
AK3 VSS[79] VSS[158] AY28 H24 VSS[253]
H26 VSS[254]
CougarPoint_R1P0 H30 VSS[255]
A H32 VSS[256] A
H34 VSS[257]
F3 VSS[258]

CougarPoint_R1P0

Quanta Computer Inc.


PROJECT :TE5
Size Document Number Rev
Cougar Point 6/6 1A

Date: W ednesday, January 05, 2011 Sheet 12 of 44


5 4 3 2 1
1 2 3 4 5 6 7 8

<DDR>
13
JDIM1A M_A_DQ[63:0] {4}
{4} M_A_A[15:0]
M_A_A0 98 5 M_A_DQ0
A
M_A_A1 A0 DQ0 M_A_DQ1 +1.5VSUS A
97 A1 DQ1 7
M_A_A2 96 15 M_A_DQ2
M_A_A3 A2 DQ2 M_A_DQ3
95 A3 DQ3 17
M_A_A4 92 4 M_A_DQ4
M_A_A5 A4 DQ4 M_A_DQ5 JDIM1B
91 A5 DQ5 6
M_A_A6 90 16 M_A_DQ6 75 44
M_A_A7 A6 DQ6 M_A_DQ7 VDD1 VSS16
86 A7 DQ7 18 76 VDD2 VSS17 48
M_A_A8 89 21 M_A_DQ8 81 49
M_A_A9 A8 DQ8 M_A_DQ9 VDD3 VSS18
85 A9 DQ9 23 82 VDD4 VSS19 54
M_A_A10 107 33 M_A_DQ10 87 55
M_A_A11 A10/AP DQ10 M_A_DQ11 VDD5 VSS20
84 A11 DQ11 35 88 VDD6 VSS21 60
M_A_A12 83 22 M_A_DQ12 93 61
M_A_A13 A12/BC# DQ12 M_A_DQ13 VDD7 VSS22
119 A13 DQ13 24 94 VDD8 VSS23 65
M_A_A14 80 34 M_A_DQ15 99 66
M_A_A15 A14 DQ14 M_A_DQ14 VDD9 VSS24
78 A15 DQ15 36 100 VDD10 VSS25 71
39 M_A_DQ16 105 72
DQ16 VDD11 VSS26

PC2100 DDR3 SDRAM SO-DIMM


{4} M_A_BS#0 109 41 M_A_DQ17 106 127
BA0 DQ17 M_A_DQ18 VDD12 VSS27

PC2100 DDR3 SDRAM SO-DIMM


{4} M_A_BS#1 108 BA1 DQ18 51 111 VDD13 VSS28 128
{4} M_A_BS#2 79 53 M_A_DQ23 112 133
BA2 DQ19 M_A_DQ21 VDD14 VSS29
{4} M_A_CS#0 114 S0# DQ20 40 117 VDD15 VSS30 134
{4} M_A_CS#1 121 42 M_A_DQ20 118 138
S1# DQ21 M_A_DQ22 VDD16 VSS31
{4} M_A_CLKP0 101 CK0 DQ22 50 123 VDD17 VSS32 139
{4} M_A_CLKN0 103 52 M_A_DQ19 124 144
CK0# DQ23 M_A_DQ28 VDD18 VSS33
{4} M_A_CLKP1 102 CK1 DQ24 57 VSS34 145
{4} M_A_CLKN1 104 59 M_A_DQ25 +3V 199 150
CK1# DQ25 M_A_DQ26 VDDSPD VSS35
{4} M_A_CKE0 73 CKE0 DQ26 67 U:C2A VSS36 151
{4} M_A_CKE1 74 69 M_A_DQ27 77 155
CKE1 DQ27 M_A_DQ29 R114 *10K_4 NC1 VSS37
{4} M_A_CAS# 115 CAS# DQ28 56 +3V 122 NC2 VSS38 156
{4} M_A_RAS# 110 58 M_A_DQ24 125 161
RAS# DQ29 M_A_DQ30 NCTEST VSS39
B
U:C2A {4} M_A_WE# 113 W E# DQ30 68 VSS40 162 B
R177 10K_4 DIMM0_SA0 197 70 M_A_DQ31 PM_EXTTS#0 198 167
R182 10K_4 DIMM0_SA1 SA0 DQ31 M_A_DQ36 EVENT# VSS41
201 SA1 DQ32 129 {14,22} DDR3_DRAMRST# 30 RESET# VSS42 168
{14,25} CGCLK_SMB 202 131 M_A_DQ37 172
SCL DQ33 M_A_DQ35 VSS43
{14,25} CGDAT_SMB 200 SDA DQ34 141 VSS44 173
143 M_A_DQ34 R30 *0_4 SMDDR_VREF_DQ0 1 178
DQ35 M_A_DQ32 {6} SMDDR_VREF_DQ0_M3 SMDDR_VREF_DIMM VREF_DQ VSS45
{4} M_A_ODT0 116 ODT0 DQ36 130 126 VREF_CA VSS46 179
{4} M_A_ODT1 120 132 M_A_DQ33 184
ODT1 DQ37 M_A_DQ39 VSS47
DQ38 140 VSS48 185
11 142 M_A_DQ38 2 189
DM0 DQ39 M_A_DQ45 VSS1 VSS49
28 DM1 DQ40 147 3 VSS2 VSS50 190
46 149 M_A_DQ44 8 195
DM2 DQ41 M_A_DQ47 VSS3 VSS51
63 157 9 196

(204P)
(204P)

DM3 DQ42 M_A_DQ46 VSS4 VSS52


136 DM4 DQ43 159 13 VSS5
153 146 M_A_DQ40 14
DM5 DQ44 M_A_DQ41 VSS6
170 DM6 DQ45 148 19 VSS7
187 158 M_A_DQ42 20
DM7 DQ46 M_A_DQ43 VSS8
{4} M_A_DQSP[7:0] DQ47 160 25 VSS9
M_A_DQSP0 12 163 M_A_DQ48 26 203 +SMDDR_VTERM
M_A_DQSP1 DQS0 DQ48 M_A_DQ53 VSS10 VTT1
29 DQS1 DQ49 165 31 VSS11 VTT2 204
M_A_DQSP2 47 175 M_A_DQ55 32
M_A_DQSP3 DQS2 DQ50 M_A_DQ54 VSS12
64 DQS3 DQ51 177 37 VSS13
M_A_DQSP4 137 164 M_A_DQ52 38
M_A_DQSP5 DQS4 DQ52 M_A_DQ49 VSS14
154 166 43

GND

GND
M_A_DQSP6 DQS5 DQ53 M_A_DQ51 VSS15
171 DQS6 DQ54 174
{4} M_A_DQSN[7:0] M_A_DQSP7 188 176 M_A_DQ50
M_A_DQSN0 DQS7 DQ55 M_A_DQ61 DDRSK-20401-TP4B
10 181

205

206
M_A_DQSN1 DQS#0 DQ56 M_A_DQ60
27 DQS#1 DQ57 183
M_A_DQSN2 45 191 M_A_DQ58
M_A_DQSN3 DQS#2 DQ58 M_A_DQ59
C
62 DQS#3 DQ59 193 C
M_A_DQSN4 135 180 M_A_DQ57 +3V
M_A_DQSN5 DQS#4 DQ60 M_A_DQ56
152 DQS#5 DQ61 182
M_A_DQSN6 169 192 M_A_DQ62
M_A_DQSN7 DQS#6 DQ62 M_A_DQ63
186 DQS#7 DQ63 194
U:C2A
DDRSK-20401-TP4B SMBus(DDR3/WLAN/3G) R183
4.7K_4
R168
4.7K_4

<DDR> <DDR>

2
SMDDR_VREF_DIMM {14}
3 1 CGDAT_SMB
{9,30} SMB_PCH_DAT
C194 470P/50V_4X R122 *SHORT_4 +SMDDR_VREF
+1.5VSUS SMDDR_VREF_DQ0 +SMDDR_VTERM Q21 2N7002_200MA
R118 *10K/F_4 R117 *10K/F_4 +1.5VSUS
C72 0.1U/10V_4X
C125 4.7U/6.3V_6X C281 1U/6.3V_4X
C80 2.2U/6.3V_6X
C131 4.7U/6.3V_6X C283 1U/6.3V_4X +3V

C152 E@220P/50V_4X C280 1U/6.3V_4X

C122 4.7U/6.3V_6X SMDDR_VREF_DIMM C282 1U/6.3V_4X +1.5VSUS

2
C146 C@4.7U/6.3V_6X C174 0.1U/10V_4X
3 1 CGCLK_SMB
{9,30} SMB_PCH_CLK
C149 4.7U/6.3V_6X C182 2.2U/6.3V_6X +1.5VSUS
R37 Q19 2N7002_200MA
D C145 0.1U/10V_4X 1K/F_4 D

C141 0.1U/10V_4X SMDDR_VREF_DQ0

C136 0.1U/10V_4X +3V + C112

C126 0.1U/10V_4X R36 C85 C88 C@330U/2V_7343P_E9c

C258 2.2U/6.3V_6X
1K/F_4 0.1U/10V_4X *0.047U/10V_4X Quanta Computer Inc.
PROJECT : TE5
Size Document Number Rev
1A
DDR3 DIMM-0
Date: Wednesday, January 05, 2011 Sheet 13 of 44
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

<DDR>
14
JDIM2A M_B_DQ[63:0] {4} +1.5VSUS
{4} M_B_A[15:0]
M_B_A0 98 5 M_B_DQ4
M_B_A1 A0 DQ0 M_B_DQ5
A
97 A1 DQ1 7 A
M_B_A2 96 15 M_B_DQ7
M_B_A3 A2 DQ2 M_B_DQ6 JDIM2B
95 A3 DQ3 17
M_B_A4 92 4 M_B_DQ0 75 44
M_B_A5 A4 DQ4 M_B_DQ1 VDD1 VSS16
91 A5 DQ5 6 76 VDD2 VSS17 48
M_B_A6 90 16 M_B_DQ3 81 49
M_B_A7 A6 DQ6 M_B_DQ2 VDD3 VSS18
86 A7 DQ7 18 82 VDD4 VSS19 54
M_B_A8 89 21 M_B_DQ12 87 55
M_B_A9 A8 DQ8 M_B_DQ13 VDD5 VSS20
85 A9 DQ9 23 88 VDD6 VSS21 60
M_B_A10 107 33 M_B_DQ11 93 61
M_B_A11 A10/AP DQ10 M_B_DQ15 VDD7 VSS22
84 A11 DQ11 35 94 VDD8 VSS23 65
M_B_A12 83 22 M_B_DQ9 99 66
M_B_A13 A12/BC# DQ12 M_B_DQ8 VDD9 VSS24
119 A13 DQ13 24 100 VDD10 VSS25 71
M_B_A14 80 34 M_B_DQ14 105 72
M_B_A15 A14 DQ14 M_B_DQ10 VDD11 VSS26
78 A15 DQ15 36 106 VDD12 VSS27 127
M_B_DQ20

PC2100 DDR3 SDRAM SO-DIMM


DQ16 39 111 VDD13 VSS28 128

PC2100 DDR3 SDRAM SO-DIMM


{4} M_B_BS#0 109 41 M_B_DQ21 112 133
BA0 DQ17 M_B_DQ23 VDD14 VSS29
{4} M_B_BS#1 108 BA1 DQ18 51 117 VDD15 VSS30 134
{4} M_B_BS#2 79 53 M_B_DQ22 118 138
BA2 DQ19 M_B_DQ17 VDD16 VSS31
{4} M_B_CS#0 114 S0# DQ20 40 123 VDD17 VSS32 139
{4} M_B_CS#1 121 42 M_B_DQ16 124 144
S1# DQ21 M_B_DQ19 VDD18 VSS33
{4} M_B_CLKP0 101 CK0 DQ22 50 VSS34 145
103 52 M_B_DQ18 199 150
{4} M_B_CLKN0
102
CK0# DQ23
57 M_B_DQ29
U:C2A +3V VDDSPD VSS35
151
{4} M_B_CLKP1 CK1 DQ24 VSS36
{4} M_B_CLKN1 104 59 M_B_DQ28 +3V R110 *10K_4 77 155
CK1# DQ25 M_B_DQ26 NC1 VSS37
{4} M_B_CKE0 73 CKE0 DQ26 67 122 NC2 VSS38 156
{4} M_B_CKE1 74 69 M_B_DQ27 125 161
CKE1 DQ27 M_B_DQ24 NCTEST VSS39
{4} M_B_CAS# 115 CAS# DQ28 56 VSS40 162
{4} M_B_RAS# 110 58 M_B_DQ25 PM_EXTTS#1 198 167
RAS# DQ29 M_B_DQ30 EVENT# VSS41
U:C2A {4} M_B_WE# 113 W E# DQ30 68 {13,22} DDR3_DRAMRST# 30 RESET# VSS42 168
B R190 10K_4 DIMM1_SA0 197 70 M_B_DQ31 172 B
R194 10K_4 DIMM1_SA1 201 SA0 DQ31 M_B_DQ36 VSS43
+3V SA1 DQ32 129 VSS44 173
{13,25} CGCLK_SMB 202 131 M_B_DQ32 {6} SMDDR_VREF_DQ1_M3 R29 *0_4 SMDDR_VREF_DQ1 1 178
SCL DQ33 M_B_DQ34 VREF_DQ VSS45
{13,25} CGDAT_SMB 200 SDA DQ34 141 {13} SMDDR_VREF_DIMM 126 VREF_CA VSS46 179
143 M_B_DQ35 184
DQ35 M_B_DQ33 VSS47
{4} M_B_ODT0 116 ODT0 DQ36 130 VSS48 185
{4} M_B_ODT1 120 132 M_B_DQ37 2 189
ODT1 DQ37 M_B_DQ38 VSS1 VSS49
DQ38 140 3 VSS2 VSS50 190
11 142 M_B_DQ39 8 195
DM0 DQ39 M_B_DQ40 VSS3 VSS51
28 147 9 196

(204P)
DM1 DQ40 M_B_DQ41 VSS4 VSS52
46 DM2 DQ41 149 13 VSS5
SO-DIMMB SPD Address is 0XA4 63 157 M_B_DQ42 14
(204P)

DM3 DQ42 M_B_DQ43 VSS6


SO-DIMMB TS Address is 0X34 136 DM4 DQ43 159 19 VSS7
153 146 M_B_DQ45 20
DM5 DQ44 M_B_DQ44 VSS8
170 DM6 DQ45 148 25 VSS9
187 158 M_B_DQ46 26 203 +SMDDR_VTERM
DM7 DQ46 M_B_DQ47 VSS10 VTT1
{4} M_B_DQSP[7:0] DQ47 160 31 VSS11 VTT2 204
M_B_DQSP0 12 163 M_B_DQ48 32
M_B_DQSP1 DQS0 DQ48 M_B_DQ49 VSS12
29 DQS1 DQ49 165 37 VSS13
M_B_DQSP2 47 175 M_B_DQ55 38
M_B_DQSP3 DQS2 DQ50 M_B_DQ51 VSS14
64 177 43

GND

GND
M_B_DQSP4 DQS3 DQ51 M_B_DQ52 VSS15
137 DQS4 DQ52 164
M_B_DQSP5 154 166 M_B_DQ53
M_B_DQSP6 DQS5 DQ53 M_B_DQ54 DDRSK-20401-TP8D
171 174

205

206
M_B_DQSP7 DQS6 DQ54 M_B_DQ50
{4} M_B_DQSN[7:0] 188 DQS7 DQ55 176
M_B_DQSN0 10 181 M_B_DQ61
M_B_DQSN1 DQS#0 DQ56 M_B_DQ60
27 DQS#1 DQ57 183
M_B_DQSN2 45 191 M_B_DQ58
M_B_DQSN3 DQS#2 DQ58 M_B_DQ62
62 DQS#3 DQ59 193
M_B_DQSN4 135 180 M_B_DQ56
C
M_B_DQSN5 DQS#4 DQ60 M_B_DQ57 C
152 DQS#5 DQ61 182
M_B_DQSN6 169 192 M_B_DQ63
M_B_DQSN7 DQS#6 DQ62 M_B_DQ59
186 DQS#7 DQ63 194

DDRSK-20401-TP8D

<DDR> <DDR>
+1.5VSUS SMDDR_VREF_DIMM +SMDDR_VTERM

C173 4.7U/6.3V_6X C185 0.1U/10V_4X C275 1U/6.3V_4X

C123 4.7U/6.3V_6X C192 2.2U/6.3V_6X C276 1U/6.3V_4X


+1.5VSUS
C171 C@4.7U/6.3V_6X C279 1U/6.3V_4X

C159 4.7U/6.3V_6X C277 1U/6.3V_4X

C170 C@4.7U/6.3V_6X SMDDR_VREF_DQ1 R33 +1.5VSUS


1K/F_4
C133 4.7U/6.3V_6X C69 0.1U/10V_4X
SMDDR_VREF_DQ1
C138 0.1U/10V_4X C89 2.2U/6.3V_6X

D C142 0.1U/10V_4X + C113 D


R32 C73 C81
C124 0.1U/10V_4X +3V 1K/F_4 0.1U/10V_4X *0.047U/10V_4X C@330U/2V_7343P_E9c

C134 0.1U/10V_4X

C264 2.2U/6.3V_6X
Quanta Computer Inc.
PROJECT : TE5
Size Document Number Rev
1A
DDR3 DIMM-1
Date: Wednesday, January 05, 2011 Sheet 14 of 44
1 2 3 4 5 6 7 8
5 4 3 2 1

PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >2.2A
GPU3500A
fcbga973-nvidia-n11p-es-a1
15-V
~ 500mA COMMON

+1.05V_GFX
C3556
C3569
*EV@0.1U/10V_4X
EV@0.1U/10V_4X
AK16
AK17
PEX_IOVDD_1
PEX_IOVDD_2
PEX_RX0
PEX_RX0*
AP17
AN17
PEG_TXP15
PEG_TXN15
PEG_TXP14
PEG_TXP15 {3}
PEG_TXN15 {3}
power up sequence
AK21 PEX_IOVDD_3 PEX_RX1 AN19 PEG_TXP14 {3}
C3585 EV@1U/10V_4X AK24 AP19 PEG_TXN14 PEG_TXN14 {3}
C3595 EV@1U/10V_4X PEX_IOVDD_4 PEX_RX1* PEG_TXP13
D
AK27 PEX_IOVDD_5 PEX_RX2 AR19 PEG_TXP13 {3} D
C3599 EV@4.7U/6.3V_6X AR20 PEG_TXN13 PEG_TXN13 {3}
C3600 EV@4.7U/6.3V_6X PEX_RX2* PEG_TXP12
PEX_RX3 AP20 PEG_TXP12 {3}
C3596 EV@22U/6.3V_8X AN20 PEG_TXN12 PEG_TXN12 {3}
PEX_RX3* PEG_TXP11
AN22 I/O 3.3V
1600mA PEX_RX4
PEX_RX4* AP22 PEG_TXN11
PEG_TXP10
PEG_TXP11 {3}
PEG_TXN11 {3}
+1.05V_GFX AG11 PEX_IOVDDQ_1 PEX_RX5 AR22 PEG_TXP10 {3}
C3610 *EV@0.1U/10V_4X AG12 AR23 PEG_TXN10
PEX_IOVDDQ_2 PEX_RX5* PEG_TXN10 {3}
C3603 EV@0.1U/10V_4X AG13 AP23 PEG_TXP9 PEG_TXP9 {3}
C3602 EV@1U/10V_4X PEX_IOVDDQ_3 PEX_RX6 PEG_TXN9
AG15 PEX_IOVDDQ_4 PEX_RX6* AN23 PEG_TXN9 {3} NVCORE
C3613 EV@1U/10V_4X AG16 AN25 PEG_TXP8 PEG_TXP8 {3}
C3616 EV@4.7U/6.3V_6X PEX_IOVDDQ_5 PEX_RX7 PEG_TXN8
AG17 PEX_IOVDDQ_6 PEX_RX7* AP25 PEG_TXN8 {3}
C3615 EV@4.7U/6.3V_6X AG18 AR25 PEG_TXP7
PEX_IOVDDQ_7 PEX_RX8 PEG_TXP7 {3}
C3672 EV@22U/6.3V_8X AG22 AR26 PEG_TXN7 PEG_TXN7 {3}
PEX_IOVDDQ_8 PEX_RX8* PEG_TXP6
AG23 PEX_IOVDDQ_9 PEX_RX9 AP26 PEG_TXP6 {3} PXE 1.05VDD
AG24 AN26 PEG_TXN6 PEG_TXN6 {3}
PEX_IOVDDQ_10 PEX_RX9* PEG_TXP5
AG25 PEX_IOVDDQ_11 PEX_RX10 AN28 PEG_TXP5 {3}
AG26 AP28 PEG_TXN5
+1.05V_GFX PEX_IOVDDQ_12 PEX_RX10* PEG_TXN5 {3}
AJ14 AR28 PEG_TXP4 PEG_TXP4 {3}
PEX_IOVDDQ_13 PEX_RX11 PEG_TXN4
AJ15 PEX_IOVDDQ_14 PEX_RX11* AR29 PEG_TXN4 {3} 1.5VFBDDQ
C3677 EV@0.1U/10V_4X AJ19 AP29 PEG_TXP3 PEG_TXP3 {3}
C3674 EV@0.1U/10V_4X PEX_IOVDDQ_15 PEX_RX12 PEG_TXN3
AJ21 PEX_IOVDDQ_16 PEX_RX12* AN29 PEG_TXN3 {3}
C3601 EV@0.1U/10V_4X AJ22 AN31 PEG_TXP2 1.8V
PEX_IOVDDQ_17 PEX_RX13 PEG_TXP2 {3}
C3612 EV@0.1U/10V_4X AJ24 AP31 PEG_TXN2 PEG_TXN2 {3}
C3604 EV@0.1U/10V_4X PEX_IOVDDQ_18 PEX_RX13* PEG_TXP1
AJ25 PEX_IOVDDQ_19 PEX_RX14 AR31 PEG_TXP1 {3}
AJ27 AR32 PEG_TXN1 PEG_TXN1 {3} NB9M: VGACORE +0.90V (Normal) , +1.09V
PEX_IOVDDQ_20 PEX_RX14* PEG_TXP0
AK18 PEX_IOVDDQ_21 PEX_RX15 AR34 PEG_TXP0 {3}
AK20 AP34 PEG_TXN0
AK23
PEX_IOVDDQ_22 PEX_RX15* PEG_TXN0 {3} NVVDD Maximum Settling Time
PEX_IOVDDQ_23
AK26 PEX_IOVDDQ_24
C AL16 PEX_IOVDDQ_25 PEX_TX0 AL17 C_PEG_RXP15 C3626 EV@0.1U/10V_4X PEG_RXP15 {3} C

PEX_TX0* AM17 C_PEG_RXN15 C3630 EV@0.1U/10V_4X PEG_RXN15 {3}


C3505 EV@4.7U/6.3V_6X AM18 C_PEG_RXP14 C3631 EV@0.1U/10V_4X
C3668 EV@1U/10V_4X PCI EXPRESS PEX_TX1
AM19 C_PEG_RXN14 C3632 EV@0.1U/10V_4X
PEG_RXP14 {3}
PEG_RXN14 {3}
PEX_TX1*
+3V_GFX J10 VDD33_1 PEX_TX2 AL19 C_PEG_RXP13 C3619 EV@0.1U/10V_4X PEG_RXP13 {3}
C3504 EV@0.1U/10V_4X J11 VDD33_2 PEX_TX2* AK19 C_PEG_RXN13 C3625 EV@0.1U/10V_4X PEG_RXN13 {3} NVVDD
C3513 EV@0.1U/10V_4X J12 VDD33_3 PEX_TX3 AL20 C_PEG_RXP12 C3611 EV@0.1U/10V_4X PEG_RXP12 {3}
C3503 *EV@0.1U/10V_4X J13 VDD33_4 PEX_TX3* AM20 C_PEG_RXN12 C3618 EV@0.1U/10V_4X PEG_RXN12 {3}
J9 VDD33_5 PEX_TX4 AM21 C_PEG_RXP11 C3598 EV@0.1U/10V_4X PEG_RXP11 {3}
V:B2A PEX_TX4* AM22 C_PEG_RXN11 C3608 EV@0.1U/10V_4X PEG_RXN11 {3}
{42} GPUCORE_VCCSSENSE R3535 *EV@0_4 GPUCORE_VCCSSENSE_R AD20 AL22 C_PEG_RXP10 C3587 EV@0.1U/10V_4X PEG_RXP10 {3}
VDD_SENSE PEX_TX5
{42} GPUCORE_VSSSENSE R3547 *EV@0_4 D35 NC_9/ VDD_SENSE PEX_TX5* AK22 C_PEG_RXN10 C3592 EV@0.1U/10V_4X PEG_RXN10 {3}
P7 NC_16/ VDD_SENSE PEX_TX6 AL23 C_PEG_RXP9 C3583 EV@0.1U/10V_4X PEG_RXP9 {3}
R3604 EV@0_4 AM23 C_PEG_RXN9 C3586 EV@0.1U/10V_4X
V:C2A PEX_TX6*
AM24 C_PEG_RXP8 C3570 EV@0.1U/10V_4X
PEG_RXN9 {3}
+1.05V_GFX PEX_TX7 PEG_RXP8 {3}
GPUCORE_VSSSENSE_R AD19 AM25 C_PEG_RXN8 C3581 EV@0.1U/10V_4X PEG_RXN8 {3}
GND_SENSE PEX_TX7*
E35 NC_10/ GND_SENSE PEX_TX8 AL25 C_PEG_RXP7 C3562 EV@0.1U/10V_4X PEG_RXP7 {3}
C3506 *1U/10V_4X R7 NC_17/ GND_SENSE PEX_TX8* AK25 C_PEG_RXN7 C3568 EV@0.1U/10V_4X PEG_RXN7 {3} GPIO
L3508 AL26 C_PEG_RXP6 C3555 EV@0.1U/10V_4X PEG_RXP6 {3}
PEX_TX9
EV@SBK160808T-121Y-N_400MA
PEX_TX9* AM26 C_PEG_RXN6 C3561 EV@0.1U/10V_4X PEG_RXN6 {3}
AM27 C_PEG_RXP5 C3546 EV@0.1U/10V_4X
12~16 mils width C3572 GB2/2b@0.1U/10V_4X +PEX_PLLVDD AG14
PEX_TX10
AM28 C_PEG_RXN5 C3551 EV@0.1U/10V_4X
PEG_RXP5 {3}
PEG_RXN5 {3}
PEX_PLLVDD PEX_TX10*
C3571 EV@1U/10V_4X AL28 C_PEG_RXP4 C3544 EV@0.1U/10V_4X
110mA C3582 EV@4.7U/6.3V_6X PEX_TX11
AK28 C_PEG_RXN4 C3545 EV@0.1U/10V_4X
PEG_RXP4 {3}
PEG_RXN4 {3} tsNVVDD<= 192us
PEX_TX11*
PEX_TX12 AK29 C_PEG_RXP3 C3541 EV@0.1U/10V_4X PEG_RXP3 {3}
PEX_TX12* AL29 C_PEG_RXN3 C3543 EV@0.1U/10V_4X PEG_RXN3 {3}
AM29 C_PEG_RXP2 C3536 EV@0.1U/10V_4X
12~16 mils width PEX_TX13
AM30 C_PEG_RXN2 C3539 EV@0.1U/10V_4X
PEG_RXP2 {3}
PEG_RXN2 {3}
L3500 EV@0_6 +PEX_SVDD_3V3 PEX_TX13*
+3V_GFX AG19 PEX_CAL_PD_VDDQ/ PEX_SVDD_3V3 PEX_TX14 AM31 C_PEG_RXP1 C3534 EV@0.1U/10V_4X PEG_RXP1 {3}
B
C3501 EV@0.01U/25V_4X F7 NC_12/ PEX_SVDD_3V3 PEX_TX14* AM32 C_PEG_RXN1 C3535 EV@0.1U/10V_4X PEG_RXN1 {3} B
C3502 EV@0.1U/10V_4X
PEX_TX15 AN32 C_PEG_RXP0 C3531 EV@0.1U/10V_4X PEG_RXP0 {3}
C3500 EV@4.7U/6.3V_6X
PEX_TX15* AP32 C_PEG_RXN0 C3532 EV@0.1U/10V_4X PEG_RXN0 {3}

AG20 AR16 CLK_PCIE_VGAP {9}


PEX_RST timing
PEX_CAL_PU_GND/ NC PEX_REFCLK
A2 NC_1 PEX_REFCLK* AR17 CLK_PCIE_VGAN {9}
AB7 NC_2
AD6 NC_3
AF6 NC_4 PEX_TSTCLK_OUT AJ17 PEX_TSTCLK R3538 *EV@200/F_4
V:D3A AG6 NC_5 PEX_TSTCLK_OUT* AJ18 PEX_TSTCLK# I/O 3.3V
AJ5 NC_6
AK15 NC_7
AL7 NC_8 PEX_RST* AM16 VGA_PLTRST# {9} PEX_RST
R3514 GB2b@10K/F_4 E7 NC_11
H32 NC_13 PEX_CLKREQ* AR13 PEX_CLKREQ#
M_STRAP_REF2 P6 AG21 PEX_TERMP R3539 EV@2.49K/F_4
{18} M_STRAP_REF2 NC_15 PEX_TERMP
U7 NC_18 Trise >= 1uS Tfail <=500nS
V6 NC_19 TESTMODE AP35 TESTMODE R3546 EV@10K_4

+3V_GFX +3V_GFX +3V_S5


VGA HOLE
A HOLE27 HOLE28 HOLE26 A
R3600
R3602 EV@10K_4
EV@10K_4
2

PEX_CLKREQ# 1 3 CLK_PEGA_REQ# {9}


*H-C217D142P2 *H-C217D142P2 *H-C217D142P2
Quanta Computer Inc.
PROJECT : TE5
Q3503 Size Document Number Rev
EV@2N7002_200MA 1A
N11x-Fermi PCIE
Date: Wednesday, January 05, 2011 Sheet 15 of 44
5 4 3 2 1
5 4 3 2 1

{20}
{20}
{20}
FBA_CMD0
FBA_CMD1
FBA_CMD2
V32
W31
U31
GPU3500B
fcbga973-nvidia-n11p-es-a1
COMMON

FBA_CMD0
FBA_CMD1 FBA_D00 L32
N33
VMA_DQ0
VMA_DQ1
{20} VMA_DQ[63..0]
{20} VMA_DM[7..0]
{21}
{21}
{21}
FBC_CMD0
FBC_CMD1
FBC_CMD2
C17
B19
D18
GPU3500C
fcbga973-nvidia-n11p-es-a1
COMMON

FBC_CMD0
FBC_CMD1
FBC_D00
FBC_D01
B13
D13
A13
VMC_DQ0
VMC_DQ1
VMC_DQ2
16-V
FBA_CMD2 FBA_D01 VMA_DQ2 FBC_CMD2 FBC_D02 VMC_DQ3
{20} FBA_CMD3 Y32 L33 {20} VMA_WDQS[7..0] {21} FBC_CMD3 F21 A14
FBA_CMD3 FBA_D02 VMA_DQ3 FBC_CMD3 FBC_D03 VMC_DQ4
{20} FBA_CMD4 AB35 FBA_CMD4 FBA_D03 N34 {20} VMA_RDQS[7..0] {21} FBC_CMD4 A23 FBC_CMD4 FBC_D04 C16
{20} FBA_CMD5 AB34 N35 VMA_DQ4 {21} VMC_DQ[63..0] {21} FBC_CMD5 D21 B16 VMC_DQ5
FBA_CMD5 FBA_D04 VMA_DQ5 FBC_CMD5 FBC_D05 VMC_DQ6
{20} FBA_CMD6 W35 P35 {21} VMC_DM[7..0] {21} FBC_CMD6 B23 A17
FBA_CMD6 FBA_D05 VMA_DQ6 FBC_CMD6 FBC_D06 VMC_DQ7
{20} FBA_CMD7 W33 P33 {21} VMC_WDQS[7..0] {21} FBC_CMD7 E20 D16
FBA_CMD7 FBA_D06 VMA_DQ7 FBC_CMD7 FBC_D07 VMC_DQ8
{20} FBA_CMD8 W30 P34 {21} VMC_RDQS[7..0] {21} FBC_CMD8 G21 C13
D FBA_CMD8 FBA_D07 VMA_DQ8 FBC_CMD8 FBC_D08 VMC_DQ9 D
{20} FBA_CMD9 T34 K35 {21} FBC_CMD9 F20 B11
FBA_CMD9 FBA_D08 VMA_DQ9 FBC_CMD9 FBC_D09 VMC_DQ10
{20} FBA_CMD10 T35 K33 {21} FBC_CMD10 F19 C11
FBA_CMD10 FBA_D09 VMA_DQ10 FBC_CMD10 FBC_D10 VMC_DQ11
{20} FBA_CMD11 AB31 FBA_CMD11 FBA_D10 K34 {21} FBC_CMD11 F23 FBC_CMD11 FBC_D11 A11
{20} FBA_CMD12 Y30 H33 VMA_DQ11 {21} FBC_CMD12 A22 C10 VMC_DQ12
FBA_CMD12 FBA_D11 VMA_DQ12 FBA_CMD28 R3567 EV@10K_4 FBC_CMD12 FBC_D12 VMC_DQ13
{20} FBA_CMD13 Y34 FBA_CMD13 FBA_D12 G34 {21} FBC_CMD13 C22 FBC_CMD13 FBC_D13 C8
{20} FBA_CMD14 W32 G33 VMA_DQ13 {21} FBC_CMD14 B17 B8 VMC_DQ14
FBA_CMD14 FBA_D13 VMA_DQ14 FBC_CMD28 R3540 EV@10K_4 FBC_CMD14 FBC_D14 VMC_DQ15
{20} FBA_CMD15 AA30 FBA_CMD15 FBA_D14 E34 {21} FBC_CMD15 F24 FBC_CMD15 FBC_D15 A8
{20} FBA_CMD16 AA32 E33 VMA_DQ15 {21} FBC_CMD16 C25 E8 VMC_DQ16
FBA_CMD16 FBA_D15 VMA_DQ16 FBA_CMD0 R3548 EV@10K_4 FBC_CMD16 FBC_D16 VMC_DQ17
{20} FBA_CMD17 Y33 FBA_CMD17 FBA_D16 G31 {21} FBC_CMD17 E22 FBC_CMD17 FBC_D17 F8
{20} FBA_CMD18 U32 F30 VMA_DQ17 {21} FBC_CMD18 C20 F10 VMC_DQ18
FBA_CMD18 FBA_D17 VMA_DQ18 FBA_CMD16 R3564 EV@10K_4 FBC_CMD18 FBC_D18 VMC_DQ19
{20} FBA_CMD19 Y31 G30 {21} FBC_CMD19 B22 F9
FBA_CMD19 FBA_D18 VMA_DQ19 FBC_CMD19 FBC_D19 VMC_DQ20
{20} FBA_CMD20 U34 G32 {21} FBC_CMD20 A19 F12
FBA_CMD20 FBA_D19 VMA_DQ20 FBA_CMD25 R3562 EV@10K_4 FBC_CMD20 FBC_D20 VMC_DQ21
{20} FBA_CMD21 Y35 K30 {21} FBC_CMD21 D22 D8
FBA_CMD21 FBA_D20 VMA_DQ21 FBC_CMD21 FBC_D21 VMC_DQ22
{20} FBA_CMD22 W34 FBA_CMD22 FBA_D21 K32 {21} FBC_CMD22 D20 FBC_CMD22 FBC_D22 D11
{20} FBA_CMD23 V30 H30 VMA_DQ22 FBA_CMD27 R3550 EV@10K_4 {21} FBC_CMD23 E19 E11 VMC_DQ23
FBA_CMD23 FBA_D22 VMA_DQ23 FBC_CMD23 FBC_D23 VMC_DQ24
{20} FBA_CMD24 U35 K31 {21} FBC_CMD24 D19 D12
FBA_CMD24 FBA_D23 VMA_DQ24 FBC_CMD0 R3528 EV@10K_4 FBC_CMD24 FBC_D24 VMC_DQ25
{20} FBA_CMD25 U30 L31 {21} FBC_CMD25 F18 E13
FBA_CMD25 FBA_D24 VMA_DQ25 FBC_CMD25 FBC_D25 VMC_DQ26
{20} FBA_CMD26 U33 L30 {21} FBC_CMD26 C19 F13
FBA_CMD26 FBA_D25 VMA_DQ26 FBC_CMD16 R3611 EV@10K_4 FBC_CMD26 FBC_D26 VMC_DQ27
{20} FBA_CMD27 AB30 M32 {21} FBC_CMD27 F22 F14
FBA_CMD27 FBA_D26 VMA_DQ27 FBC_CMD27 FBC_D27 VMC_DQ28
{20} FBA_CMD28 AB33 N30 {21} FBC_CMD28 C23 F15
FBA_CMD28 FBA_D27 VMA_DQ28 FBC_CMD25 R3607 EV@10K_4 FBC_CMD28 FBC_D28 VMC_DQ29
{20} FBA_CMD29 T33 FBA_CMD29 FBA_D28 M30 {21} FBC_CMD29 B20 FBC_CMD29 FBC_D29 E16
{20} FBA_CMD30 W29 P31 VMA_DQ29 {21} FBC_CMD30 A20 F16 VMC_DQ30
FBA_CMD30 FBA_D29 VMA_DQ30 FBC_CMD27 R3542 EV@10K_4 FBC_CMD30 FBC_D30 VMC_DQ31
FBA_D30 R32 FBC_D31 F17
VMA_DM0 P32 R30 VMA_DQ31 VMC_DM0 A16 D29 VMC_DQ32
VMA_DM1 FBA_DQM0 FBA_D31 VMA_DQ32 VMC_DM1 FBC_DQM0 FBC_D32 VMC_DQ33
H34 AG30 D10 F27
VMA_DM2 FBA_DQM1 FBA_D32 VMA_DQ33 VMC_DM2 FBC_DQM1 FBC_D33 VMC_DQ34
J30 FBA_DQM2 FBA_D33 AG32 F11 FBC_DQM2 FBC_D34 F28
VMA_DM3 P30 AH31 VMA_DQ34 VMC_DM3 D15 E28 VMC_DQ35
VMA_DM4 FBA_DQM3 FBA_D34 VMA_DQ35 VMC_DM4 FBC_DQM3 FBC_D35 VMC_DQ36
AF32 AF31 D27 D26
VMA_DM5 FBA_DQM4 FBA_D35 VMA_DQ36 VMC_DM5 FBC_DQM4 FBC_D36 VMC_DQ37
AL32 FBA_DQM5 FBA_D36 AF30 D34 FBC_DQM5 FBC_D37 F25
C VMA_DM6 AL34 AE30 VMA_DQ37 VMC_DM6 A34 D24 VMC_DQ38 C
VMA_DM7 FBA_DQM6 FBA_D37 VMA_DQ38 VMC_DM7 FBC_DQM6 FBC_D38 VMC_DQ39
AF35 FBA_DQM7 FBA_D38 AC32 D28 FBC_DQM7 FBC_D39 E25
AD30 VMA_DQ39 E32 VMC_DQ40
VMA_WDQS0 FBA_D39 VMA_DQ40 VMC_WDQS0 FBC_D40 VMC_DQ41
L34 AN33 C14 F32
VMA_WDQS1 FBA_DQS_WP0 FBA_D40 VMA_DQ41 VMC_WDQS1 FBC_DQS_WP0 FBC_D41 VMC_DQ42
H35 FBA_DQS_WP1 FBA_D41 AL31 A10 FBC_DQS_WP1 FBC_D42 D33
VMA_WDQS2 J32 AM33 VMA_DQ42 VMC_WDQS2 E10 E31 VMC_DQ43
VMA_WDQS3 FBA_DQS_WP2 FBA_D42 VMA_DQ43 VMC_WDQS3 FBC_DQS_WP2 FBC_D43 VMC_DQ44
N31 FBA_DQS_WP3 FBA_D43 AL33 D14 FBC_DQS_WP3 FBC_D44 C33
VMA_WDQS4 AE31 AK30 VMA_DQ44 VMC_WDQS4 E26 F29 VMC_DQ45
VMA_WDQS5 FBA_DQS_WP4 FBA_D44 VMA_DQ45 VMC_WDQS5 FBC_DQS_WP4 FBC_D45 VMC_DQ46
AJ32 AK32 D32 D30
VMA_WDQS6 FBA_DQS_WP5 FBA_D45 VMA_DQ46 VMC_WDQS6 FBC_DQS_WP5 FBC_D46 VMC_DQ47
AJ34 AJ30 A32 E29
VMA_WDQS7 FBA_DQS_WP6 FBA_D46 VMA_DQ47 VMC_WDQS7 FBC_DQS_WP6 FBC_D47 VMC_DQ48
AC33 AH30 B26 B29
FBA_DQS_WP7 FBA_D47 VMA_DQ48 FBC_DQS_WP7 FBC_D48 VMC_DQ49
AH33 C31
VMA_RDQS0 FBA_D48 VMA_DQ49 VMC_RDQS0 FBC_D49 VMC_DQ50
L35 AH35 B14 C29
VMA_RDQS1 FBA_DQS_RN0 FBA_D49 VMA_DQ50 VMC_RDQS1 FBC_DQS_RN0 FBC_D50 VMC_DQ51
G35 AH34 B10 B31
VMA_RDQS2 FBA_DQS_RN1 FBA_D50 VMA_DQ51 VMC_RDQS2 FBC_DQS_RN1 FBC_D51 VMC_DQ52
H31 AH32 D9 C32
VMA_RDQS3 FBA_DQS_RN2 FBA_D51 VMA_DQ52 VMC_RDQS3 FBC_DQS_RN2 FBC_D52 VMC_DQ53
N32 AJ33 E14 B32
VMA_RDQS4 FBA_DQS_RN3 FBA_D52 VMA_DQ53 VMC_RDQS4 FBC_DQS_RN3 FBC_D53 VMC_DQ54
AD32 AL35 F26 B35
VMA_RDQS5 FBA_DQS_RN4 FBA_D53 VMA_DQ54 VMC_RDQS5 FBC_DQS_RN4 FBC_D54 VMC_DQ55
AJ31 FBA_DQS_RN5 FBA_D54 AM34 D31 FBC_DQS_RN5 FBC_D55 B34
VMA_RDQS6 AJ35 AM35 VMA_DQ55 VMC_RDQS6 A31 A29 VMC_DQ56
VMA_RDQS7 FBA_DQS_RN6 FBA_D55 VMA_DQ56 VMC_RDQS7 FBC_DQS_RN6 FBC_D56 VMC_DQ57
AC34 AF33 A26 B28
FBA_DQS_RN7 FBA_D56 VMA_DQ57 FBC_DQS_RN7 FBC_D57 VMC_DQ58
AE32 A28
FBA_D57 VMA_DQ58 FBC_D58 VMC_DQ59
P29 AF34 G14 C28
FBA_WCK0 FBA_D58 VMA_DQ59 FBC_WCK0 FBC_D59 VMC_DQ60
R29 AE35 G15 C26
FBA_WCK0_N FBA_D59 VMA_DQ60 FBC_WCK0_N FBC_D60 VMC_DQ61
L29 AE34 G11 D25
FBA_WCK1 FBA_D60 VMA_DQ61 FBC_WCK1 FBC_D61 VMC_DQ62
M29 AE33 G12 B25
FBA_WCK1_N FBA_D61 VMA_DQ62 FBC_WCK1_N FBC_D62 VMC_DQ63
AG29 FBA_WCK2 FBA_D62 AB32 G27 FBC_WCK2 FBC_D63 A25
AH29 AC35 VMA_DQ63 G28
FBA_WCK2_N FBA_D63 FBC_WCK2_N
AD29 G24
FBA_WCK3 VMA_CLK0 FBC_WCK3 VMC_CLK0
AE29 FBA_WCK3_N FBA_CLK0 T32 VMA_CLK0 {20} G25 FBC_WCK3_N FBC_CLK0 E17 VMC_CLK0 {21}
+1.5V_GFX T31 VMA_CLK0# +1.5V_GFX D17 VMC_CLK0#
B FBA_CLK0* VMA_CLK0# {20} FBC_CLK0* VMC_CLK0# {21} B
AC31 VMA_CLK1 VMA_CLK1 {20} D23 VMC_CLK1 VMC_CLK1 {21}
FBA_CLK1 VMA_CLK1# FBC_CLK1 VMC_CLK1#
AA27 AC30 VMA_CLK1# {20} N27 E23 VMC_CLK1# {21}
FBVDDQ_1 FBA_CLK1* FBVDDQ_28 FBC_CLK1*
AA29 FBVDDQ_2 P27 FBVDDQ_29
AA31 FBVDDQ_3 R27 FBVDDQ_30
AB27 T27 G20
FBVDDQ_4 +FB_VREF1 FBVDDQ_31 FBB_CMD31(Fermi)
AB29 FBVDDQ_5 FB_VREF J27 TP3505 U27 FBVDDQ_32
AC27 U29
FBVDDQ_6 FBVDDQ_33
15mils width
AD27
FBVDDQ_7
V27
FBVDDQ_34 MEMORY I/F C
AE27
AJ28
FBVDDQ_8 MEMORY I/F A V29
V34
FBVDDQ_35
FBVDDQ_9 FBVDDQ_36 FB_CAL_PD_VDDQ R3555 EV@40.2/F_4
B18 W27 K27 +1.5V_GFX
FBVDDQ_10 FBVDDQ_37 FB_CAL_PD_VDDQ
E21 Y29 Y27
FBVDDQ_11 FBA_CMD31(Fermi) FBVDDQ_38
G17 FBVDDQ_12
G18 T29 R3623 *EV@10K_4 L27 FB_CAL_PU_GND R3556 EV@40.2/F_4
FBVDDQ_13 FBA_DEBUG1(Fermi) FB_CAL_PU_GND
G22
FBVDDQ_14
G8 FBVDDQ_15
G9 M27 FB_CAL_TERM_GND R3557 EV@60.4/F_4
FBVDDQ_16 FB_CAL_TERM_GND
H29 FBVDDQ_17
J14
FBVDDQ_18 FBA_DEBUG R3582 *EV@60.4/F_4
J15 T30 +1.05V_GFX G19 FBC_DEBUG R3603 *EV@60.4/F_4 +1.05V_GFX
FBVDDQ_19 FBA_DEBUG FBC_DEBUG R3625 *EV@10K_4
J16 FBVDDQ_20 FBB_DEBUG1(Fermi) G16
J17
FBVDDQ_21
15mils width
J20
FBVDDQ_22
J21 FBVDDQ_23 FB_DLLAVDD0 AG27 +FB_PLLAVDD L3510 EV@TI160808U300_1A +1.05V_GFX NC/ FB_DLLAVDD1 J19 N12X-PLLAV L3509 GB2/2b@SBK160808T-301Y-N_200MA +1.05V_GFX
J22
FBVDDQ_24 C3627 EV@4.7U/6.3V_6X C3605 GB2/2b@1U/10V_4X
J23 AF27 J18
FBVDDQ_25 FB_PLLAVDD0 C3629 EV@1U/10V_4X NC/ FB_PLLAVDD1 C3590 GB2/2b@0.1U/10V_4X
J24
FBVDDQ_26 C3628 GB2/2b@0.01U/25V_4X +1.5V_GFX
J29 FBVDDQ_27 C3712 *GB2/2b@0.01U/25V_4X
A C3713 *GB2/2b@0.01U/25V_4X A
C3624 EV@0.1U/10V_4X
C3623 EV@0.1U/10V_4X
V:B2A C3622 EV@0.1U/10V_4X
C3621 EV@0.1U/10V_4X
C3620 EV@0.1U/10V_4X
C3617 EV@0.1U/10V_4X
C3645 EV@0.1U/10V_4X Quanta Computer Inc.
C3647 EV@0.1U/10V_4X
C3512 GB2/2b@1U/10V_4X
C3511 GB2/2b@1U/10V_4X PROJECT : TE5
C3510 EV@4.7U/6.3V_6X Size Document Number Rev
C3509 EV@4.7U/6.3V_6X N11x-Fermi (MEM I/F) 1A

Date: Wednesday, January 05, 2011 Sheet 16 of 44


5 4 3 2 1
5 4 3 2 1

GPU3500D
fcbga973-nvidia-n11p-es-a1

17-V
COMMON

L3507 EV@HCB1608KF-121T20_2A +IFPAB_PLLVDD AK9 AM11 LCD_TXLCLKOUT+


220 mA +1.05V_GFX IFPAB_PLLVDD IFPA_TXC
IFPA_TXC*
AM12 LCD_TXLCLKOUT-
LCD_TXLOUT0+
LCD_TXLCLKOUT+ {24}
LCD_TXLCLKOUT- {24}
C3533 EV@4.7U/6.3V_6X IFPAB(LVDS) IFPA_TXD0
AM8
AL8 LCD_TXLOUT0-
LCD_TXLOUT0+ {24}
LCD_TXLOUT0- {24}
C3656 EV@1U/10V_4X IFPA_TXD0* LCD_TXLOUT1+
IFPA_TXD1 AM10 LCD_TXLOUT1+ {24}
C3575 GB2/2b@0.1U/10V_4X AM9 LCD_TXLOUT1-
IFPA_TXD1* LCD_TXLOUT1- {24}
AK10 LCD_TXLOUT2+
IFPA_TXD2 LCD_TXLOUT2+ {24}
AL10 LCD_TXLOUT2-
IFPA_TXD2* LCD_TXLOUT2- {24}
R3522 *EV@1K/F_4 IFPAB_RSET AJ11 AK11
IFPAB_RSET IFPA_TXD3
IFPA_TXD3* AL11
AG9 IFPA_IOVDD IFPB_TXC AP13
D L3502 EV@TI160808U300_1A +IFPAB_IOVDD AG10 AN13 D
200 mA +1.8V_GFX IFPB_IOVDD IFPB_TXC*
IFPB_TXD4 AN8
IFPB_TXD4* AP8
C3522 EV@0.1U/10V_4X AP10
IFPB_TXD5
IFPB_TXD5* AN10
C3514 EV@4.7U/6.3V_6X AR11
C3693 EV@0.1U/10V_4X IFPB_TXD6
IFPB_TXD6* AR10
C3694 EV@1U/10V_4X AN11
IFPB_TXD7
IFPB_TXD7* AP11

L3503 EV@PBY160808T-221Y-N_2A +IFPCD_PLLVDD AJ9 AN3


220 mA +3V_GFX
C3526 EV@0.1U/10V_4X
IFPCD_PLLVDD/
IFPC_PLLVDD
I2CW_SDA/ IFPC_AUX_N
I2CW_SCL/ IFPC_AUX AP2
HDMICLK-_C C3001 EHM@0.1U/10V_4X
INT_HDMI_SDA {23}
INT_HDMI_SCL {23}
AC6 AR2 HDMICLK- {23}
C3519 EV@0.1U/10V_4X DACB_VDD/ IFPC_L3_N HDMICLK+_C C3002 EHM@0.1U/10V_4X
IFPD_PLLVDD IFPC_L3 AP1 HDMICLK+ {23}
C3695 EV@0.1U/10V_4X AM4 HDMITX0N_C C3003 EHM@0.1U/10V_4X
IFPC_L2_N HDMITX0N {23}
C3515 EV@4.7U/6.3V_6X IFPC AM3 HDMITX0P_C C3004 EHM@0.1U/10V_4X
IFPC_L2 HDMITX0P {23}
C3696 EV@1U/10V_4X AM5 HDMITX1N_C C3005 EHM@0.1U/10V_4X
IFPC_L1_N HDMITX1N {23}
AL5 HDMITX1P_C C3006 EHM@0.1U/10V_4X
IFPC_L1 HDMITX1P {23}
AM6 HDMITX2N_C C3007 EHM@0.1U/10V_4X
IFPC_L0_N HDMITX2N {23}
AM7 HDMITX2P_C C3008 EHM@0.1U/10V_4X
IFPC_L0 HDMITX2P {23}
R3521 EV@1K/F_4 IFPCD_RSET AK7 AN4
R3595 *EV@1K/F_4 DGPU_DAB_RSET AB6 IFPCD_RSET/ IFPC_RSET I2CX_SDA/ IFPD_AUX_N
DACB_RSET/ IFPD_RSET I2CX_SCL/ IFPD_AUX AP4
AR4
285 mA (1.05V +/- 3% ) IFPCD
IFPD_L3_N
IFPD_L3
AR5
AP5
L3504 EV@PBY201209T-600Y-N_3A +IFPCD_IOVDD IFPD_L2_N
+1.05V_GFX AJ8
IFPC_IOVDD IFPD IFPD_L2
AN5
AK8 AN7
C3521 EV@0.1U/10V_4X IFPD_IOVDD IFPD_L1_N
AP7
C3697 EV@0.1U/10V_4X IFPD_L1
AR7
IFPD_L0_N
AR8
C C3518 EV@4.7U/6.3V_6X IFPD_L0 C
C3698 EV@1U/10V_4X AE4
I2CY_SCL/ IFPE_AUX
I2CY_SDA/ IFPE_AUX* AD4
R3581 EV@10K_4 AH6
IFPE_L0
AL1 IFPEF_RSET IFPE_L0* AH5
IFPE_L1 AH4
IFPEF IFPE_L1*
AG4
AF4
R3598 EV@10K_4 IFPEF_PLLVDD IFPE_L2
AJ6 AF5
R3596 EV@10K_4 IFPEF_IOVDD IFPEF_PLLVDD IFPE_L2*
AE7 AE6
IFPE_IOVDD IFPE_L3
AD7 AE5
IFPF_IOVDD IFPE_L3*
AF3
I2CZ_SCL/ IFPF_AUX
AF2
I2CZ_SDA/ IFPF_AUX*
IFPF_L0 AL2
IFPF_L0* AL3
AJ3
IFPF_L1
AJ2
IFPF_L1*
AJ1
IFPF_L2
AH1
IFPF_L2*
IFPF_L3 AH2
IFPF_L3* AH3

L3506 EV@SBK160808T-301Y-N_200MA +DACA_VDD AJ12 AM15


120 mA +3V_GFX
C3529
C3530
EV@1U/10V_4X
EV@4.7U/6.3V_6X
DACA_VDD
DACA(CRT)
DACA_RED R3533 EV@150/F_4
CRT_RED {24}

DACA_GREEN AM14 CRT_GRE {24}


C3523 GB1@4700P/25V_4X R3532 EV@150/F_4
C3699 EV@0.1U/10V_4X AL14 CRT_BLU {24}
C3700 EV@0.1U/10V_4X DACA_BLUE R3527 EV@150/F_4
C3701 EV@0.1U/10V_4X AM13 CRT_HSYNC_R R3526 EV@33_4 CRT_HSYNC {24}
DACA_HSYNC
C3702 EV@0.1U/10V_4X AL13 CRT_VSYNC_R R3523 EV@33_4 CRT_VSYNC {24}
B C3540 EV@0.1U/10V_4X DACA_VREF AK12 DACA_VSYNC B
R3525 EV@124/F_4 DACA_RSET AK13 DACA_VREF
G1 CRT_DDCCLK {24}
DACA_RSET I2CA_SCL
G4 CRT_DDCDAT {24}
I2CA_SDA
R3599 EV@10K_4 +DACB_VDD AG7 AK4
DACC_VDD/ /DACC_RED
AK6
DACB_VDD DACC(CRT2) DACB_RED
AL4
DACC_VREF/ /DACC_GREEN
DACB_VREF DACB_GREEN XTAL_SSIN R3584 EV@10K_4
AH7 AJ4
DACC_RSET/ /DACC_BLUE BXTALOUT R3593 EV@10K_4
DACB_RSET DACB_BLUE +3V_GFX
AM1
DACB_HSYNC/ DACC_HSYNC
DACB_VSYNC/ DACC_VSYNC AM2 10 kΩ pull-down only if no spread chip used.
G3 I2CB_SCL R3592 EV@2.2K_4
I2CB_SCL I2CB_SDA R3591 EV@2.2K_4
G2
I2CB_SDA
AA4
NC/ DACB_RED
AC5
DACB(TV) NC/ DACB_GREEN AB4
Y4
DACB_VREF/ NC NC/ DACB_BLUE
AB5 DGPU_CEC_D R3594 EV@10K_4 +3V_GFX
CEC/ DACB_CSYNC
L3501 EV@TI160808U300_1A +NV_PLLVDD AE9 D2 XTAL_SSIN
60mA +1.05V_GFX PLLVDD XTAL_SSIN
D1 BXTALOUT
45mA AD9
XTAL_OUTBUFF
VID_PLLVDD XTALIN R3614 *EV@0_4
B1 PCH_CLK_27M {9}
C3527 EV@0.1U/10V_4X XTAL_IN
C3524 EV@0.1U/10V_4X XTAL_PLL B2 XTALOUT Y3500 2 1 EV@27MHZ_20
C3517 EV@0.1U/10V_4X XTAL_OUT
C3516 EV@10U/6.3V_8X
C3665 C3664
A N10P_SP_PLLVDD AF9 EV@18P/50V_4C EV@18P/50V_4C A
SP_PLLVDD

STUFF PDs on XTALSSIN and


XTALOUTBUFF WHEN EXT_SS
IS NOT
USED Quanta Computer Inc.
PROJECT :TE5
Size Document Number Rev
1A
N11x-Fermi (DISPLAY)
Date: Wednesday, January 05, 2011 Sheet 17 of 44
5 4 3 2 1
5 4 3 2 1

Strappin Model select

18-V
GPU3500E
+3V_GFX fcbga973-nvidia-n11p-es-a1 M_STRAP_REF0 R3580 EV@40.2K/F_4
COMMON
MODE M_STRAP_REF0 M_STRAP_REF1 M_STRAP_REF2
M_STRAP_REF1 R3579 EV@40.2K/F_4
R3509 *EV@0_6 MIOA_VDDQ_3V P9 N1
MIOA_VDDQ_1 MIOA_D0
R9
MIOA_VDDQ_2 MIOA MIOA_D1
P4 Multi-level 40.2K/F_4 PD 40.2K/F_4 PD 40.2K/F_4 PD
T9 P1
C3508 MIOA_VDDQ_3 MIOA_D2 M_STRAP_REF2 R3576 GB2b@40.2K/F_4
U9 P2 {15} M_STRAP_REF2
EV@10K_4 MIOA_VDDQ_4 MIOA_D3
P3
MIOA_D4
MIOA_D5 T3
T2
MIOA_D6
T1
MIOA_D7
U4
D
U5 MIOA_CAL_PD_VDDQ
MIOA_D8
MIOA_D9 U1 MULTI level strap select D
MIOA_D10 U2
U3 +3V_GFX +3V_GFX
MIOA_D11 +3V_GFX
T5 MIOA_CAL_PU_GND MIOA_D12 R6
T6
MIOA_D13
MIOA_D14 N6

N5 MIOA_VREF MIOA_CTL3 P5
N3 R3507 R3568 R3570 R3585 R3583 R3586
MIOA_HSYNC Strap@10K/F_4 *Strap@4.99K/F_4 Strap@15K/F_4 EV@45.3K/F_4 *EV@35.7K/F_4 Strap@35.7K/F_4 STRAP3 R3513 *2.2K_4
MIOA_VSYNC L3
MIOA_DE N2
ROM_SI STRAP0 STRAP4 R3519 *2.2K_4
R4 ROM_SO Select Select Select STRAP1 Select
MIOA_CLKOUT ROM_SCLK STRAP2
MIOA_CLKOUT* T4
N4 MIOA_CLKIN R3573 EV@10K_4 R3518 GB2b@15K/F_4
MIOA_CLKIN
MIOB_VDDQ_3V AA9 Y1 R3588 R3587 R3589 R3534 GB2b@10K/F_4
MIOB_VDDQ_1 MIOB_D0 R3508 R3569 R3572 *EV@2K/F_4 EV@35.7K/F_4 Strap@4.99K/F_4
AB9
MIOB_VDDQ_2 MIOB MIOB_D1
Y2
W9 Y3 Strap@10K/F_4 Strap@20K/F_4 Strap@15K/F_4
C3507 MIOB_VDDQ_3 MIOB_D2
EV@10K_4
Y9 MIOB_VDDQ_4 MIOB_D3 AB3
AB2
V:D3A
MIOB_D4
MIOB_D5 AB1
MIOB_D6 AC4
MIOB_D7 AC1
MIOB_D8
AC2 Logical Logical Logical Logical
AA7 MIOB_CAL_PD_VDDQ MIOB_D9 AC3 Strapping Bit3 Strapping Bit2 Strapping Bit1 Strapping Bit0 N12M-GE N12P-GV N12P-LP
MIOB_D10 AE3
MIOB_D11
AE2 ROM_SCLK PCI_DEVIDE[4] SUB_VENDOR SLOT_CLK_CFG PEX_PLL_EN_TERM 1010(15KPU) 0010(15KPD)
AA6
MIOB_CAL_PU_GND MIOB_D12
U6 PCI_DEVIDE[5] 1001(10KPU)
MIOB_D13 W6 ROM_SI RAMCFG[3] RAMCFG[2] RAMCFG[1] RAMCFG[0] RAMCFG T RAMCFG T RAMCFG T
C
MIOB_D14 Y6 C
W5 STRAP0 GB1/2 XCLK_417 FB_0_BAR_SIZE 0001(10KPD) 0001(10KPD)
STRAP0 STRAP1
AF1 MIOB_VREF STRAP1 W7 ROM_SO SMB_ALT_ADDR VGA_DEVICE
V7 STRAP2 GB2B FB[1] FB[0] 1001(10KPU) Need to Update
STRAP2

MIOB_CTL3
W3 STRAP0 USER[3] USER[2] USER[1] USER[0] 1111(45KPU) 1111(45KPU) 1111(45KPU)
MIOB_HSYNC W1
MIOB_VSYNC
W2 STRAP1 3GIO_PADCFG[3] 3GIO_PADCFG[2] 3GIO_PADCFG[1] 3GIO_PADCFG[0] 0110(35KPD) 0110(35KPD) 0110(35KPD) Need to Update
M7 GPIO24(Fermi) MIOB_DE Y5
STRAP2 PCI_DEVID[3] PCI_DEVID[2] PCI_DEVID[1] PCI_DEVID[0] 1010(15KPU) 0000(5KPD) 1100(25KPU)
MIOB_CLKOUT V4
MIOB_CLKOUT*
W4 STRAP3(Only GB2B) SOR3_EXPOSED SOR2_EXPOSED SOR1_EXPOSED SOR0_EXPOSED 0010(15KPD)
AE1 MIOBB_CLKIN R3597 EV@10K_4 Need to Update
MIOB_CLKIN
STRAP4(Only GB2B) Reserve Reserve PCIE_MAX_SPEED DP_PLL_VDD33V 0001(10KPD)
TP3500 GFX_THMD- B4 K1 GPU_PIN_K1 T3500
THERMDN GPIO0
K2 Port-B_HPD {23}
GPIO1
GPIO2 K3 LVDS_PWM {24} VRAM Configuration Table
TP3501 GFX_THMD+ B5 H3 LVDS_DIGON {24}
THERMDP GPIO3
GPIO4 H2 LVDS_BRIGHT_I {7,32} RAMCFG N12M-GE(QS)
GPIO5
H1 GFX_CORE_CNTRL0 {42} [3:0] DESCRIPTION Vendor Vendor P/N ROM_SI
T3505 JTAG_TCK AP14 JTAG_TCK MISC1 GPIO6 H4 GFX_CORE_CNTRL1 {42} Device Id=0x0A7A
T3506 JTAG_TMS AR14 H5 GPU_PIN_H5 0x0 0000
T3507 JTAG_TDI JTAG_TMS (GPIOS,JTAG,THERM,I2C) GPIO7 VGA_OVT# T3504 0x1 STRAP2 =15K PU
AN14
JTAG_TDI GPIO8
H6 VGA_OVT# 0001
T3508 JTAG_TDO AN16 JTAG_TDO GPIO9 J7 ALERT
TP3510
0x2 0010 DDR3 64Mx16x8, 128bit, 1GB Hynix H5TQ1G63DFR-12C(800MHz) / H5TQ1G63DFR-11C(900MHz) PD 15K ROM_SCLK=15K PU
T3509 JTAG_TRST# AP16 K4 DGPU_GPIO10 0x3 0011 DDR3 64Mx16x8, 128bit, 1GB Samsung K4W1G1646E-HC12(800MHz) / K4W1G1646E-HC11(900MHz) PD 20K
JTAG_TRST* GPIO10 T3503
GPIO11
K5 0x4 0101 N12P-GV(QS)
H7 GFX_GPIO12 R3517 *EV@10K_4 +3V_GFX 0x5 0110
SMB_CLK_VGA GPIO12 Device Id=-x1050
E2
I2CS_SCL GPIO13
J4 0x6 0110 DDR3 128Mx16x8, 128bit, 2GB Hynix H5TQ2G63BFR-12C(800MHz) / H5TQ2G63BFR-11C(900MHz) PD 35K
SMB_DATA_VGA E1 J6 0x7 0111 DDR3 128Mx16x8, 128bit, 2GB Samsung K4W2G1646C-HC1(800MHz)2 / K4W2G1646C-HC11(900MHz) PD 45K STRAP2 =5K PD
R3503 EV@33_4 I2CC_SCL_G I2CS_SDA GPIO14
{24} LCD_EDIDCLK E3 L1
B I2CC_SCL GPIO15 B
{24} LCD_EDIDDATA R3506 EV@33_4 I2CC_SDA_G E4
I2CC_SDA GPIO16
L2 T3501 ROM_SCLK=10K PU
F4 L4 DGPU_GPIO17
I2CD_SCL/ NC GPIO17 DGPU_IDLE# R3571 EV@10K_4
G5 I2CD_SDA/ NC GPIO18 M4 +3V_GFX N12P-LP(QS)
D5 L7
I2CE_SCL/ NC GPIO19 Device Id=0x0DEC
E5 L5
I2CE_SDA/ NC GPIO20
GPIO21
GPIO22
K6
L6
M6 JTAG_TMS R3606 *EV@10K_4
+3V_GFX
GPIO ASSIGNMENTS STRAP2=25K PU
ROM_SCLK=15K PD
GPIO23
JTAG_TDI R3605 *EV@10K_4
J26
BBIASN_NC ROM_CS*
C3
ROM_SI
GPIO I/O ACTIVE USAGE
J25 BBIASP_NC MISC2(ROM) ROM_SI D3
Logical Strap Bit Mapping
C4 ROM_SO VGA_OVT# R3601 EV@10K_4
STRAP3 ROM_SO ROM_SCLK
D7
D6
HDA_BCLK/ NC ROM_SCLK
D4
ALERT R3575 EV@10K_4
0 N/A N/A PU-VDD PD
STRAP4 HDA_RST*/ NC HDCP_SCL R3515 EV@2.2K_4
C7
B7
HDA_SDI/ NC I2CH_SCL F6
G6 HDCP_SDA R3516 EV@2.2K_4
+3V_GFX
JTAG_TCK R3608 *EV@10K_4
1 IN N/A Hot plug detect for IFP link C
A7
HDA_SDO/ NC I2CH_SDA
2 OUT HIGH PANEL BACKLIGHT PWM
5K 1000 0000
HDA_SYNC/ NC SPDIF_VGA JTAG_TRST# R3609 *EV@10K_4
A5
M_STRAP_REF0 N9
SPDIF T3502
3 OUT HIGH PANEL POWER ENABLE
10K 1001 0001
M_STRAP_REF1 STRAP_REF_3V3/ MULTI_STRAP_REF0_GND LVDS_PWM R3590 *EV@2K/F_4
M9 A4
STRAP_REF_MIOB/ MULTI_STRAP_REF1_GND BUFRST*
C5 4 OUT HIGH PANEL BACKLIGHT ENABLE
15K 1010 0010
NC
AK14 5 OUT N/A NVVDD VID0
20K 1011 0011
GND
K9
GND/ NC 25K 1100 0100
6 OUT N/A NVVDD VID1
R3520 *SHORT_4
7 OUT N/A NVVDD VID2
30K 1101 0101
8 I/O LOW OVERT
35K 1110 0110
A SMB_CLK_VGA 1 3 A
3ND_MBCLK {32}
9 I/O LOW ALERT
45K 1111 0111
R3504 Q3500
*EV@4.7K/F_4 *EV@2N7002_200MA
10 OUT N/A FBVREF SELECT
2

+3V_GFX 11 OUT N/A SLI SYNC0


R3505 Q3501
12 IN N/A PWR_LEVEL Quanta Computer Inc.
2

*EV@4.7K/F_4 *EV@2N7002_200MA

SMB_DATA_VGA 1 3
13 OUT N/A MEM_VID or power supply control PROJECT : TE5
3ND_MBDATA {32}
Size Document Number Rev
14 OUT N/A PS CONTROL 1A
R3524 *SHORT_4
N11x-Fermi (GND&Str&Ther)
Date: Wednesday, January 05, 2011 Sheet 18 of 44
5 4 3 2 1
5 4 3 2 1

19-V
GPU3500G
fcbga973-nvidia-n11p-es-a1
COMMON

GPU3500F AA11 E15


+VCORE_GFX fcbga973-nvidia-n11p-es-a1 +VCORE_GFX GND_1 GND_096
AA12 GND_2 GND_097 E18
COMMON
AA13 GND_3 GND_098 E24
AB11
AB13
VDD_001 VDD_057 P21
P23
AA14
AA15
GND_4 GROUND GND_099 E27
E30
VDD_002 VDD_058 GND_5 GND_100
AB15
AB17
VDD_003 NVVDD VDD_059 P25
R11
AA16
AA17
GND_6 GND_101 E6
E9
D VDD_004 VDD_060 GND_7 GND_102 D
AB19 VDD_005 VDD_061 R12 AA18 GND_8 GND_103 F2
AB21 VDD_006 VDD_062 R13 AA19 GND_9 GND_104 F31
AB23 VDD_007 VDD_063 R14 AA2 GND_10 GND_105 F34
AB25 VDD_008 VDD_064 R15 AA20 GND_11 GND_106 F5
AC11 VDD_009 VDD_065 R16 AA21 GND_12 GND_107 J2
AC12 VDD_010 VDD_066 R17 AA22 GND_13 GND_108 J31
AC13 VDD_011 VDD_067 R18 AA23 GND_14 GND_109 J34
AC14 VDD_012 VDD_068 R19 AA24 GND_15 GND_110 J5
AC15 VDD_013 VDD_069 R20 AA25 GND_16 GND_111 L9
AC16 VDD_014 VDD_070 R21 AA34 GND_17 GND_112 M11
AC17 VDD_015 VDD_071 R22 AA5 GND_18 GND_113 M13
AC18 VDD_016 VDD_072 R23 AB12 GND_19 GND_114 M15
AC19 VDD_017 VDD_073 R24 AB14 GND_20 GND_115 M17
AC20 VDD_018 VDD_074 R25 AB16 GND_21 GND_116 M19
AC21 VDD_019 VDD_075 T12 AB18 GND_22 GND_117 M2
AC22 VDD_020 VDD_076 T14 AB20 GND_23 GND_118 M21
AC23 VDD_021 VDD_077 T16 AB22 GND_24 GND_119 M23
AC24 VDD_022 VDD_078 T18 AB24 GND_25 GND_120 M25
AC25 VDD_023 VDD_079 T20 AC9 GND_26 GND_121 M31
AD12 VDD_024 VDD_080 T22 AD11 GND_27 GND_122 M34
AD14 VDD_025 VDD_081 T24 AD13 GND_28 GND_123 M5
AD16 VDD_026 VDD_082 V11 AD15 GND_29 GND_124 N11
AD18 VDD_027 VDD_083 V13 AD17 GND_30 GND_125 N12
AD22 VDD_028 VDD_084 V15 AD2 GND_31 GND_126 N13
AD24 VDD_029 VDD_085 V17 AD21 GND_32 GND_127 N14
L11 VDD_030 VDD_086 V19 AD23 GND_33 GND_128 N15
L12 VDD_031 VDD_087 V21 AD25 GND_34 GND_129 N16
C L13 VDD_032 VDD_088 V23 AD31 GND_35 GND_130 N17 C
L14 VDD_033 VDD_089 V25 AD34 GND_36 GND_131 N18
L15 VDD_034 VDD_090 W11 AD5 GND_37 GND_132 N19
L16 VDD_035 VDD_091 W12 AE11 GND_38 GND_133 N20
L17 VDD_036 VDD_092 W13 AE12 GND_39 GND_134 N21
L18 VDD_037 VDD_093 W14 AE13 GND_40 GND_135 N22
L19 VDD_038 VDD_094 W15 AE14 GND_41 GND_136 N23
L20 VDD_039 VDD_095 W16 AE15 GND_42 GND_137 N24
L21 VDD_040 VDD_096 W17 AE16 GND_43 GND_138 N25
L22 VDD_041 VDD_097 W18 AE17 GND_44 GND_139 P12
L23 VDD_042 VDD_098 W19 AE18 GND_45 GND_140 P14
L24 VDD_043 VDD_099 W20 AE19 GND_46 GND_141 P16
L25 VDD_044 VDD_100 W21 AE20 GND_47 GND_142 P18
M12 VDD_045 VDD_101 W22 AE21 GND_48 GND_143 P20
M14 VDD_046 VDD_102 W23 AE22 GND_49 GND_144 P22
M16 VDD_047 VDD_103 W24 AE23 GND_50 GND_145 P24
M18 VDD_048 VDD_104 W25 AE24 GND_51 GND_146 R2
M20 VDD_049 VDD_105 Y12 AE25 GND_52 GND_147 R31
M22 VDD_050 VDD_106 Y14 AG2 GND_53 GND_148 R34
M24
P11
VDD_051 VDD_107 Y16
Y18
AG31
AG34
GND_54 GND_149 R5
T11
PLACE UNDER BALLS PLACE NEAR BALLS
VDD_052 VDD_108 GND_55 GND_150 +VCORE_GFX +VCORE_GFX
P13 VDD_053 VDD_109 Y20 AG5 GND_56 GND_151 T13
P15 VDD_054 VDD_110 Y22 AK2 GND_57 GND_152 T15
P17 Y24 AK31 T17 C3557 EV@0.01U/25V_4X C3567 EV@4.7U/6.3V_6X
VDD_055 VDD_111 GND_58 GND_153 C3552 EV@0.01U/25V_4X C3589 GB2/2b@10U/6.3V_8X
P19 VDD_056 AK34 GND_59 GND_154 T19
AK5 T21 C3563 EV@0.01U/25V_4X C3580 GB2/2b@10U/6.3V_8X
GND_60 GND_155 C3558 EV@0.01U/25V_4X C3710 GB2/2b@22U/6.3V_8X
AL12 GND_61 GND_156 T23
AL15 T25 C3560 EV@0.01U/25V_4X C3711 GB2/2b@47U/6.3V_1206X
B GND_62 GND_157 C3565 EV@0.01U/25V_4X B
AL18 GND_63 GND_158 U11
AL21 U12 C3576 GB2/2b@0.01U/25V_4X C3591 *EV@10U/6.3V_8X
GND_64 GND_159 C3692 GB2/2b@0.01U/25V_4X C3606 *EV@10U/6.3V_8X
AL24 GND_65 GND_160 U13
AL27 U14 C3708 GB2/2b@0.022U/16V_4X C3597 *EV@4.7U/6.3V_6X
GND_66 GND_161 C3707 GB2/2b@0.022U/16V_4X C3584 *EV@4.7U/6.3V_6X
AL30 GND_67 GND_162 U15
AL6 U16 C3705 GB2/2b@0.022U/16V_4X
GND_68 GND_163 C3564 EV@0.047U/10V_4X
AL9 GND_69 GND_164 U17
AN2 U18 C3553 EV@0.047U/10V_4X
GND_70 GND_165 C3559 EV@0.047U/10V_4X
AN34 GND_71 GND_166 U19
AP12 U20 C3609 EV@0.1U/10V_4X
GND_72 GND_167 C3704 GB2/2b@0.1U/10V_4X
AP15 GND_73 GND_168 U21
AP18 U22 C3703 GB2/2b@0.22U/10V_4X
GND_74 GND_169 C3709 GB2/2b@0.22U/10V_4X
AP21 GND_75 GND_170 U23
AP24 U24 C3706 GB2/2b@0.22U/10V_4X
GND_76 GND_171 C3550 GB2/2b@1U/10V_4X
AP27 GND_77 GND_172 U25
AP3 GND_78 GND_173 V12
AP30 V14 C3607 *EV@1U/10V_4X
GND_79 GND_174 C3614 *EV@1U/10V_4X
AP33 GND_80 GND_175 V16
AP6 GND_081 GND_176 V18
AP9 GND_082 GND_177 V2
B12 GND_083 GND_178 V20
B15 GND_084 GND_179 V22
B21 GND_085 GND_180 V24
B24 GND_086 GND_181 V31
B27 GND_087 GND_182 V5
B3 GND_088 GND_183 V9
B30 GND_089 GND_184 Y11
A B33 GND_090 GND_185 Y13 A
B6 GND_091 GND_186 Y15
B9 GND_092 GND_187 Y17
C2 GND_093 GND_188 Y19
C34 GND_094 GND_189 Y21
E12 Y23
GND_095 GND_190
GND_191 Y25 Quanta Computer Inc.
PROJECT :TE5
Size Document Number Rev
1A
N11x-Fermi (GND/Power)
Date: Wednesday, January 05, 2011 Sheet 19 of 44
5 4 3 2 1
5 4 3 2 1

{16} VMA_DQ[63..0]
{16} VMA_DM[7..0]
{16} VMA_WDQS[7..0]
{16} VMA_RDQS[7..0] CHANNEL A: 256MB/512MB DDR3
20-V
VRAM3502 VRAM3506 VRAM3503 VRAM3507

VREFC_VMA1 M8 E3 VMA_DQ21 VREFC_VMA1 M8 E3 VMA_DQ26 VREFC_VMA3 M8 E3 VMA_DQ37 VREFC_VMA3 M8 E3 VMA_DQ60


VREFD_VMA1 VREFCA DQL0 VMA_DQ18 VREFD_VMA1 VREFCA DQL0 VMA_DQ27 VREFD_VMA3 VREFCA DQL0 VMA_DQ34 VREFD_VMA3 VREFCA DQL0 VMA_DQ62
H1 VREFDQ DQL1 F7 H1 VREFDQ DQL1 F7 H1 VREFDQ DQL1 F7 H1 VREFDQ DQL1 F7
F2 VMA_DQ22 F2 VMA_DQ25 F2 VMA_DQ32 F2 VMA_DQ59
DQL2 VMA_DQ19 FBA_CMD7 DQL2 VMA_DQ29 FBA_CMD22 DQL2 VMA_DQ36 FBA_CMD22 DQL2 VMA_DQ58
D {16} FBA_CMD7 N3 A0 DQL3 F8 N3 A0 DQL3 F8 N3 A0 DQL3 F8 N3 A0 DQL3 F8 D
P7 H3 VMA_DQ20 FBA_CMD20 P7 H3 VMA_DQ28 FBA_CMD4 P7 H3 VMA_DQ39 FBA_CMD4 P7 H3 VMA_DQ63
{16} FBA_CMD20 A1 DQL4 A1 DQL4 A1 DQL4 A1 DQL4
P3 H8 VMA_DQ17 FBA_CMD4 P3 H8 VMA_DQ30 FBA_CMD20 P3 H8 VMA_DQ33 FBA_CMD20 P3 H8 VMA_DQ56
{16} FBA_CMD4 A2 DQL5 A2 DQL5 A2 DQL5 A2 DQL5
N2 G2 VMA_DQ23 FBA_CMD14 N2 G2 VMA_DQ24 FBA_CMD9 N2 G2 VMA_DQ38 FBA_CMD9 N2 G2 VMA_DQ61
{16} FBA_CMD14 A3 DQL6 A3 DQL6 A3 DQL6 A3 DQL6
P8 H7 VMA_DQ16 FBA_CMD17 P8 H7 VMA_DQ31 FBA_CMD6 P8 H7 VMA_DQ35 FBA_CMD6 P8 H7 VMA_DQ57
{16} FBA_CMD17 A4 DQL7 A4 DQL7 A4 DQL7 A4 DQL7
P2 FBA_CMD6 P2 FBA_CMD17 P2 FBA_CMD17 P2
{16} FBA_CMD6 A5 A5 A5 A5
R8 FBA_CMD26 R8 FBA_CMD3 R8 FBA_CMD3 R8
{16} FBA_CMD26 A6 A6 A6 A6
R2 D7 VMA_DQ1 FBA_CMD3 R2 D7 VMA_DQ9 FBA_CMD26 R2 D7 VMA_DQ43 FBA_CMD26 R2 D7 VMA_DQ48
{16} FBA_CMD3 A7 DQU0 A7 DQU0 A7 DQU0 A7 DQU0
T8 C3 VMA_DQ7 FBA_CMD1 T8 C3 VMA_DQ15 FBA_CMD1 T8 C3 VMA_DQ47 FBA_CMD1 T8 C3 VMA_DQ53
{16} FBA_CMD1 A8 DQU1 A8 DQU1 A8 DQU1 A8 DQU1
R3 C8 VMA_DQ3 FBA_CMD10 R3 C8 VMA_DQ8 FBA_CMD5 R3 C8 VMA_DQ40 FBA_CMD5 R3 C8 VMA_DQ50
{16} FBA_CMD10 A9 DQU2 A9 DQU2 A9 DQU2 A9 DQU2
L7 C2 VMA_DQ6 FBA_CMD21 L7 C2 VMA_DQ13 FBA_CMD19 L7 C2 VMA_DQ44 FBA_CMD19 L7 C2 VMA_DQ52
{16} FBA_CMD21 A10/AP DQU3 A10/AP DQU3 A10/AP DQU3 A10/AP DQU3
R7 A7 VMA_DQ0 FBA_CMD5 R7 A7 VMA_DQ12 FBA_CMD10 R7 A7 VMA_DQ41 FBA_CMD10 R7 A7 VMA_DQ51
{16} FBA_CMD5 A11 DQU4 A11 DQU4 A11 DQU4 A11 DQU4
N7 A2 VMA_DQ5 FBA_CMD22 N7 A2 VMA_DQ11 FBA_CMD7 N7 A2 VMA_DQ45 FBA_CMD7 N7 A2 VMA_DQ54
{16} FBA_CMD22 A12/BC DQU5 A12/BC DQU5 A12/BC DQU5 A12/BC DQU5
T3 B8 VMA_DQ2 FBA_CMD18 T3 B8 VMA_DQ10 FBA_CMD29 T3 B8 VMA_DQ42 FBA_CMD29 T3 B8 VMA_DQ49
{16} FBA_CMD18 A13 DQU6 A13 DQU6 A13 DQU6 A13 DQU6
T7 A3 VMA_DQ4 FBA_CMD29 T7 A3 VMA_DQ14 FBA_CMD18 T7 A3 VMA_DQ46 FBA_CMD18 T7 A3 VMA_DQ55
{16} FBA_CMD29 A14 DQU7 A14 DQU7 A14 DQU7 A14 DQU7
M7 FBA_CMD30 M7 FBA_CMD13 M7 FBA_CMD13 M7
{16} FBA_CMD30 A15 A15 A15 A15

M2 B2 FBA_CMD12 M2 B2 FBA_CMD12 M2 B2 FBA_CMD12 M2 B2


{16} FBA_CMD12 BA0 VDD#B2 +1.5V_GFX BA0 VDD#B2 BA0 VDD#B2 +1.5V_GFX BA0 VDD#B2
N8 D9 FBA_CMD9 N8 D9 FBA_CMD14 N8 D9 FBA_CMD14 N8 D9
{16} FBA_CMD9 BA1 VDD#D9 BA1 VDD#D9 BA1 VDD#D9 BA1 VDD#D9
M3 G7 FBA_CMD13 M3 G7 FBA_CMD30 M3 G7 FBA_CMD30 M3 G7
{16} FBA_CMD13 BA2 VDD#G7 BA2 VDD#G7 BA2 VDD#G7 BA2 VDD#G7
K2 K2 K2 K2
VDD#K2 VDD#K2 VDD#K2 VDD#K2
VDD#K8 K8 VDD#K8 K8 VDD#K8 K8 VDD#K8 K8
VDD#N1 N1 VDD#N1 N1 VDD#N1 N1 VDD#N1 N1
J7 N9 VMA_CLK0 J7 N9 {16} VMA_CLK1 J7 N9 VMA_CLK1 J7 N9
{16} VMA_CLK0 CK VDD#N9 CK VDD#N9 CK VDD#N9 CK VDD#N9
K7 R1 VMA_CLK0# K7 R1 {16} VMA_CLK1# K7 R1 VMA_CLK1# K7 R1
{16} VMA_CLK0# CK VDD#R1 CK VDD#R1 CK VDD#R1 CK VDD#R1 +1.5V_GFX
K9 R9 FBA_CMD0 K9 R9 FBA_CMD27 K9 R9 FBA_CMD27 K9 R9
{16} FBA_CMD0 CKE VDD#R9 CKE VDD#R9 +1.5V_GFX {16} FBA_CMD27 CKE VDD#R9 CKE VDD#R9

K1 A1 FBA_CMD25 K1 A1 FBA_CMD16 K1 A1 FBA_CMD16 K1 A1


{16} FBA_CMD25 ODT VDDQ#A1 ODT VDDQ#A1 {16} FBA_CMD16 ODT VDDQ#A1 ODT VDDQ#A1
C L2 A8 FBA_CMD2 L2 A8 FBA_CMD11 L2 A8 FBA_CMD11 L2 A8 C
{16} FBA_CMD2 CS VDDQ#A8 CS VDDQ#A8 {16} FBA_CMD11 CS VDDQ#A8 CS VDDQ#A8
J3 C1 FBA_CMD24 J3 C1 FBA_CMD24 J3 C1 FBA_CMD24 J3 C1
{16} FBA_CMD24 RAS VDDQ#C1 RAS VDDQ#C1 RAS VDDQ#C1 RAS VDDQ#C1
K3 C9 FBA_CMD8 K3 C9 FBA_CMD8 K3 C9 FBA_CMD8 K3 C9
{16} FBA_CMD8 CAS VDDQ#C9 CAS VDDQ#C9 CAS VDDQ#C9 CAS VDDQ#C9
L3 D2 FBA_CMD19 L3 D2 FBA_CMD21 L3 D2 FBA_CMD21 L3 D2
{16} FBA_CMD19 WE VDDQ#D2 WE VDDQ#D2 WE VDDQ#D2 WE VDDQ#D2
VDDQ#E9 E9 VDDQ#E9 E9 VDDQ#E9 E9 VDDQ#E9 E9
VDDQ#F1 F1 VDDQ#F1 F1 VDDQ#F1 F1 VDDQ#F1 F1
VMA_WDQS2 F3 H2 VMA_WDQS3 F3 H2 VMA_WDQS4 F3 H2 VMA_WDQS7 F3 H2
VMA_RDQS2 DQSL VDDQ#H2 VMA_RDQS3 DQSL VDDQ#H2 VMA_RDQS4 DQSL VDDQ#H2 VMA_RDQS7 DQSL VDDQ#H2
G3 H9 G3 H9 G3 H9 G3 H9
DQSL VDDQ#H9 DQSL VDDQ#H9 DQSL VDDQ#H9 DQSL VDDQ#H9

VMA_DM2 E7 A9 VMA_DM3 E7 A9 VMA_DM4 E7 A9 VMA_DM7 E7 A9


VMA_DM0 DML VSS#A9 VMA_DM1 DML VSS#A9 VMA_DM5 DML VSS#A9 VMA_DM6 DML VSS#A9
D3 B3 D3 B3 D3 B3 D3 B3
DMU VSS#B3 DMU VSS#B3 DMU VSS#B3 DMU VSS#B3
E1 E1 E1 E1
VSS#E1 VSS#E1 VSS#E1 VSS#E1
G8 G8 G8 G8
VMA_WDQS0 VSS#G8 VMA_WDQS1 VSS#G8 VMA_WDQS5 VSS#G8 VMA_WDQS6 VSS#G8
C7 DQSU VSS#J2 J2 C7 DQSU VSS#J2 J2 C7 DQSU VSS#J2 J2 C7 DQSU VSS#J2 J2
VMA_RDQS0 B7 J8 VMA_RDQS1 B7 J8 VMA_RDQS5 B7 J8 VMA_RDQS6 B7 J8
DQSU VSS#J8 DQSU VSS#J8 DQSU VSS#J8 DQSU VSS#J8
M1 M1 M1 M1
VSS#M1 VSS#M1 VSS#M1 VSS#M1
M9 M9 M9 M9
VSS#M9 VSS#M9 VSS#M9 VSS#M9
P1 P1 P1 P1
VSS#P1 FBA_CMD28 VSS#P1 FBA_CMD28 VSS#P1 FBA_CMD28 VSS#P1
{16} FBA_CMD28 T2 P9 T2 P9 T2 P9 T2 P9
RESET VSS#P9 RESET VSS#P9 RESET VSS#P9 RESET VSS#P9
VSS#T1 T1 VSS#T1 T1 VSS#T1 T1 VSS#T1 T1
VMA_ZQ1 L8 T9 VMA_ZQ2 L8 T9 VMA_ZQ3 L8 T9 VMA_ZQ4 L8 T9
ZQ VSS#T9 ZQ VSS#T9 ZQ VSS#T9 ZQ VSS#T9
Should be 240 Should be 240 Should be 240 Should be 240
Ohms +-1% VSSQ#B1 B1 Ohms +-1% VSSQ#B1 B1 Ohms +-1% VSSQ#B1 B1 Ohms +-1% VSSQ#B1 B1
VSSQ#B9 B9 VSSQ#B9 B9 VSSQ#B9 B9 VSSQ#B9 B9
R3553 D1 R3612 D1 R3552 D1 R3613 D1
VSSQ#D1 VSSQ#D1 VSSQ#D1 VSSQ#D1
EV@243/F_4 D8 EV@243/F_4 D8 EV@243/F_4 D8 EV@243/F_4 D8
VSSQ#D8 VSSQ#D8 VSSQ#D8 VSSQ#D8
E2 E2 E2 E2
VSSQ#E2 VSSQ#E2 VSSQ#E2 VSSQ#E2
J1 E8 J1 E8 J1 E8 J1 E8
B NC#J1 VSSQ#E8 NC#J1 VSSQ#E8 NC#J1 VSSQ#E8 NC#J1 VSSQ#E8 B
L1 F9 L1 F9 L1 F9 L1 F9
NC#L1 VSSQ#F9 NC#L1 VSSQ#F9 NC#L1 VSSQ#F9 NC#L1 VSSQ#F9
J9 G1 J9 G1 J9 G1 J9 G1
NC#J9 VSSQ#G1 NC#J9 VSSQ#G1 NC#J9 VSSQ#G1 NC#J9 VSSQ#G1
L9 G9 L9 G9 L9 G9 L9 G9
NC#L9 VSSQ#G9 NC#L9 VSSQ#G9 NC#L9 VSSQ#G9 NC#L9 VSSQ#G9
96-BALL 96-BALL 96-BALL 96-BALL
SDRAM DDR3 SDRAM DDR3 SDRAM DDR3 SDRAM DDR3
VMEM@VRAM _DDR3 VMEM@VRAM _DDR3 VMEM@VRAM _DDR3 VMEM@VRAM _DDR3

+1.5V_GFX +1.5V_GFX FBA_CMD15 +1.5V_GFX +1.5V_GFX


{16} FBA_CMD15 TP3506
FBA_CMD23 TP3507
{16} FBA_CMD23
VMA_CLK0 R3566 R3560 R3563 R3559
EV@1.33K/F_4 EV@1.33K/F_4 EV@1.33K/F_4 EV@1.33K/F_4
R3549 VMA_CLK1

EV@160/F_4 VREFC_VMA1 VREFD_VMA1 R3551 VREFC_VMA3 VREFD_VMA3


VMA_CLK0#
EV@160/F_4
VMA_CLK1#
R3565 C3643 R3558 C3641 R3561 C3642 R3554 C3640
EV@1.33K/F_4 EV@0.1U/10V_4X EV@1.33K/F_4 EV@0.1U/10V_4X EV@1.33K/F_4 EV@0.1U/10V_4X EV@1.33K/F_4 EV@0.1U/10V_4X

A A

+1.5V_GFX +1.5V_GFX +1.5V_GFX +1.5V_GFX

C3687 C@10U/6.3V_8X C3646 EV@10U/6.3V_8X C3671 EV@10U/6.3V_8X C3661 C@10U/6.3V_8X

C3588
C3638
EV@0.1U/10V_4X
EV@0.1U/10V_4X
C3654
C3655
EV@0.1U/10V_4X
EV@0.1U/10V_4X
C3673
C3653
EV@0.1U/10V_4X
EV@0.1U/10V_4X
C3685
C3690
EV@0.1U/10V_4X
EV@0.1U/10V_4X
Quanta Computer Inc.
C3683 EV@0.1U/10V_4X C3639 EV@0.1U/10V_4X C3644 EV@0.1U/10V_4X C3679 EV@0.1U/10V_4X
C3676 EV@0.1U/10V_4X C3691 EV@0.1U/10V_4X C3649 EV@0.1U/10V_4X C3682 EV@0.1U/10V_4X PROJECT :TE5
C3680 EV@0.1U/10V_4X C3652 EV@0.1U/10V_4X C3650 EV@0.1U/10V_4X C3675 EV@0.1U/10V_4X Size Document Number Rev
C3689 EV@0.1U/10V_4X C3648 EV@0.1U/10V_4X C3593 EV@0.1U/10V_4X C3681 EV@0.1U/10V_4X 1A
N11x-Fermi VRAM A
Date: Wednesday, January 05, 2011 Sheet 20 of 44
5 4 3 2 1
5 4 3 2 1

{16} VMC_DQ[63..0]
{16} VMC_DM[7..0]
{16} VMC_WDQS[7..0]
{16} VMC_RDQS[7..0] CHANNEL B: 256MB/512MB DDR3 21-V
VRAM3504 VRAM3500 VRAM3501 VRAM3505

VREFC_VMC1 M8 E3 VMC_DQ22 VREFC_VMC1 M8 E3 VMC_DQ24 VREFC_VMC3 M8 E3 VMC_DQ36 VREFC_VMC3 M8 E3 VMC_DQ54


VREFD_VMC1 VREFCA DQL0 VMC_DQ21 VREFD_VMC1 VREFCA DQL0 VMC_DQ30 VREFD_VMC3 VREFCA DQL0 VMC_DQ34 VREFD_VMC3 VREFCA DQL0 VMC_DQ50
H1 VREFDQ DQL1 F7 H1 VREFDQ DQL1 F7 H1 VREFDQ DQL1 F7 H1 VREFDQ DQL1 F7
F2 VMC_DQ23 F2 VMC_DQ26 F2 VMC_DQ39 F2 VMC_DQ52
DQL2 VMC_DQ16 FBC_CMD7 DQL2 VMC_DQ28 FBC_CMD22 DQL2 VMC_DQ32 FBC_CMD22 DQL2 VMC_DQ53
D {16} FBC_CMD7 N3 A0 DQL3 F8 N3 A0 DQL3 F8 N3 A0 DQL3 F8 N3 A0 DQL3 F8 D
P7 H3 VMC_DQ20 FBC_CMD20 P7 H3 VMC_DQ25 FBC_CMD4 P7 H3 VMC_DQ37 FBC_CMD4 P7 H3 VMC_DQ49
{16} FBC_CMD20 A1 DQL4 A1 DQL4 A1 DQL4 A1 DQL4
P3 H8 VMC_DQ17 FBC_CMD4 P3 H8 VMC_DQ31 FBC_CMD20 P3 H8 VMC_DQ35 FBC_CMD20 P3 H8 VMC_DQ51
{16} FBC_CMD4 A2 DQL5 A2 DQL5 A2 DQL5 A2 DQL5
N2 G2 VMC_DQ18 FBC_CMD14 N2 G2 VMC_DQ27 FBC_CMD9 N2 G2 VMC_DQ38 FBC_CMD9 N2 G2 VMC_DQ55
{16} FBC_CMD14 A3 DQL6 A3 DQL6 A3 DQL6 A3 DQL6
P8 H7 VMC_DQ19 FBC_CMD17 P8 H7 VMC_DQ29 FBC_CMD6 P8 H7 VMC_DQ33 FBC_CMD6 P8 H7 VMC_DQ48
{16} FBC_CMD17 A4 DQL7 A4 DQL7 A4 DQL7 A4 DQL7
P2 FBC_CMD6 P2 FBC_CMD17 P2 FBC_CMD17 P2
{16} FBC_CMD6 A5 A5 A5 A5
R8 FBC_CMD26 R8 FBC_CMD3 R8 FBC_CMD3 R8
{16} FBC_CMD26 A6 A6 A6 A6
R2 D7 VMC_DQ3 FBC_CMD3 R2 D7 VMC_DQ8 FBC_CMD26 R2 D7 VMC_DQ42 FBC_CMD26 R2 D7 VMC_DQ61
{16} FBC_CMD3 A7 DQU0 A7 DQU0 A7 DQU0 A7 DQU0
T8 C3 VMC_DQ6 FBC_CMD1 T8 C3 VMC_DQ14 FBC_CMD1 T8 C3 VMC_DQ47 FBC_CMD1 T8 C3 VMC_DQ58
{16} FBC_CMD1 A8 DQU1 A8 DQU1 A8 DQU1 A8 DQU1
R3 C8 VMC_DQ0 FBC_CMD10 R3 C8 VMC_DQ9 FBC_CMD5 R3 C8 VMC_DQ45 FBC_CMD5 R3 C8 VMC_DQ62
{16} FBC_CMD10 A9 DQU2 A9 DQU2 A9 DQU2 A9 DQU2
L7 C2 VMC_DQ7 FBC_CMD21 L7 C2 VMC_DQ12 FBC_CMD19 L7 C2 VMC_DQ41 FBC_CMD19 L7 C2 VMC_DQ59
{16} FBC_CMD21 A10/AP DQU3 A10/AP DQU3 A10/AP DQU3 A10/AP DQU3
R7 A7 VMC_DQ1 FBC_CMD5 R7 A7 VMC_DQ11 FBC_CMD10 R7 A7 VMC_DQ44 FBC_CMD10 R7 A7 VMC_DQ60
{16} FBC_CMD5 A11 DQU4 A11 DQU4 A11 DQU4 A11 DQU4
N7 A2 VMC_DQ5 FBC_CMD22 N7 A2 VMC_DQ13 FBC_CMD7 N7 A2 VMC_DQ43 FBC_CMD7 N7 A2 VMC_DQ56
{16} FBC_CMD22 A12/BC DQU5 A12/BC DQU5 A12/BC DQU5 A12/BC DQU5
T3 B8 VMC_DQ2 FBC_CMD18 T3 B8 VMC_DQ10 FBC_CMD29 T3 B8 VMC_DQ40 FBC_CMD29 T3 B8 VMC_DQ63
{16} FBC_CMD18 A13 DQU6 A13 DQU6 A13 DQU6 A13 DQU6
T7 A3 VMC_DQ4 FBC_CMD29 T7 A3 VMC_DQ15 FBC_CMD18 T7 A3 VMC_DQ46 FBC_CMD18 T7 A3 VMC_DQ57
{16} FBC_CMD29 A14 DQU7 A14 DQU7 A14 DQU7 A14 DQU7
M7 FBC_CMD30 M7 FBC_CMD13 M7 FBC_CMD13 M7
{16} FBC_CMD30 A15 A15 A15 A15

M2 B2 FBC_CMD12 M2 B2 FBC_CMD12 M2 B2 FBC_CMD12 M2 B2


{16} FBC_CMD12 BA0 VDD#B2 +1.5V_GFX BA0 VDD#B2 BA0 VDD#B2 +1.5V_GFX BA0 VDD#B2
N8 D9 FBC_CMD9 N8 D9 FBC_CMD14 N8 D9 FBC_CMD14 N8 D9
{16} FBC_CMD9 BA1 VDD#D9 BA1 VDD#D9 BA1 VDD#D9 BA1 VDD#D9
M3 G7 FBC_CMD13 M3 G7 FBC_CMD30 M3 G7 FBC_CMD30 M3 G7
{16} FBC_CMD13 BA2 VDD#G7 BA2 VDD#G7 BA2 VDD#G7 BA2 VDD#G7
K2 K2 K2 K2
VDD#K2 VDD#K2 VDD#K2 VDD#K2
VDD#K8 K8 VDD#K8 K8 VDD#K8 K8 VDD#K8 K8
VDD#N1 N1 VDD#N1 N1 VDD#N1 N1 VDD#N1 N1
J7 N9 VMC_CLK0 J7 N9 J7 N9 VMC_CLK1 J7 N9
{16} VMC_CLK0 CK VDD#N9 CK VDD#N9 {16} VMC_CLK1 CK VDD#N9 CK VDD#N9
K7 R1 VMC_CLK0# K7 R1 K7 R1 VMC_CLK1# K7 R1
{16} VMC_CLK0# CK VDD#R1 CK VDD#R1 +1.5V_GFX {16} VMC_CLK1# CK VDD#R1 CK VDD#R1 +1.5V_GFX
K9 R9 FBC_CMD0 K9 R9 FBC_CMD27 K9 R9 FBC_CMD27 K9 R9
{16} FBC_CMD0 CKE VDD#R9 CKE VDD#R9 {16} FBC_CMD27 CKE VDD#R9 CKE VDD#R9

K1 A1 FBC_CMD25 K1 A1 FBC_CMD16 K1 A1 FBC_CMD16 K1 A1


{16} FBC_CMD25 ODT VDDQ#A1 ODT VDDQ#A1 {16} FBC_CMD16 ODT VDDQ#A1 ODT VDDQ#A1
C L2 A8 FBC_CMD2 L2 A8 FBC_CMD11 L2 A8 FBC_CMD11 L2 A8 C
{16} FBC_CMD2 CS VDDQ#A8 CS VDDQ#A8 {16} FBC_CMD11 CS VDDQ#A8 CS VDDQ#A8
J3 C1 FBC_CMD24 J3 C1 FBC_CMD24 J3 C1 FBC_CMD24 J3 C1
{16} FBC_CMD24 RAS VDDQ#C1 RAS VDDQ#C1 RAS VDDQ#C1 RAS VDDQ#C1
K3 C9 FBC_CMD8 K3 C9 FBC_CMD8 K3 C9 FBC_CMD8 K3 C9
{16} FBC_CMD8 CAS VDDQ#C9 CAS VDDQ#C9 CAS VDDQ#C9 CAS VDDQ#C9
L3 D2 FBC_CMD19 L3 D2 FBC_CMD21 L3 D2 FBC_CMD21 L3 D2
{16} FBC_CMD19 WE VDDQ#D2 WE VDDQ#D2 WE VDDQ#D2 WE VDDQ#D2
VDDQ#E9 E9 VDDQ#E9 E9 VDDQ#E9 E9 VDDQ#E9 E9
VDDQ#F1 F1 VDDQ#F1 F1 VDDQ#F1 F1 VDDQ#F1 F1
VMC_WDQS2 F3 H2 VMC_WDQS3 F3 H2 VMC_WDQS4 F3 H2 VMC_WDQS6 F3 H2
VMC_RDQS2 DQSL VDDQ#H2 VMC_RDQS3 DQSL VDDQ#H2 VMC_RDQS4 DQSL VDDQ#H2 VMC_RDQS6 DQSL VDDQ#H2
G3 H9 G3 H9 G3 H9 G3 H9
DQSL VDDQ#H9 DQSL VDDQ#H9 DQSL VDDQ#H9 DQSL VDDQ#H9

VMC_DM2 E7 A9 VMC_DM3 E7 A9 VMC_DM4 E7 A9 VMC_DM6 E7 A9


VMC_DM0 DML VSS#A9 VMC_DM1 DML VSS#A9 VMC_DM5 DML VSS#A9 VMC_DM7 DML VSS#A9
D3 B3 D3 B3 D3 B3 D3 B3
DMU VSS#B3 DMU VSS#B3 DMU VSS#B3 DMU VSS#B3
E1 E1 E1 E1
VSS#E1 VSS#E1 VSS#E1 VSS#E1
G8 G8 G8 G8
VMC_WDQS0 VSS#G8 VMC_WDQS1 VSS#G8 VMC_WDQS5 VSS#G8 VMC_WDQS7 VSS#G8
C7 DQSU VSS#J2 J2 C7 DQSU VSS#J2 J2 C7 DQSU VSS#J2 J2 C7 DQSU VSS#J2 J2
VMC_RDQS0 B7 J8 VMC_RDQS1 B7 J8 VMC_RDQS5 B7 J8 VMC_RDQS7 B7 J8
DQSU VSS#J8 DQSU VSS#J8 DQSU VSS#J8 DQSU VSS#J8
M1 M1 M1 M1
VSS#M1 VSS#M1 VSS#M1 VSS#M1
M9 M9 M9 M9
VSS#M9 VSS#M9 VSS#M9 VSS#M9
P1 P1 P1 P1
VSS#P1 FBC_CMD28 VSS#P1 FBC_CMD28 VSS#P1 FBC_CMD28 VSS#P1
{16} FBC_CMD28 T2 P9 T2 P9 T2 P9 T2 P9
RESET VSS#P9 RESET VSS#P9 RESET VSS#P9 RESET VSS#P9
VSS#T1 T1 VSS#T1 T1 VSS#T1 T1 VSS#T1 T1
VMC_ZQ1 L8 T9 VMC_ZQ2 L8 T9 VMC_ZQ3 L8 T9 VMC_ZQ4 L8 T9
ZQ VSS#T9 ZQ VSS#T9 ZQ VSS#T9 ZQ VSS#T9
Should be 240 Should be 240 Should be 240 Should be 240
Ohms +-1% VSSQ#B1 B1 Ohms +-1% VSSQ#B1 B1 Ohms +-1% VSSQ#B1 B1 Ohms +-1% VSSQ#B1 B1
VSSQ#B9 B9 VSSQ#B9 B9 VSSQ#B9 B9 VSSQ#B9 B9
R3574 D1 R3530 D1 R3543 D1 R3610 D1
VSSQ#D1 VSSQ#D1 VSSQ#D1 VSSQ#D1
GB2@243/F_4 D8 GB2@243/F_4 D8 GB2@243/F_4 D8 GB2@243/F_4 D8
VSSQ#D8 VSSQ#D8 VSSQ#D8 VSSQ#D8
E2 E2 E2 E2
VSSQ#E2 VSSQ#E2 VSSQ#E2 VSSQ#E2
J1 E8 J1 E8 J1 E8 J1 E8
B NC#J1 VSSQ#E8 NC#J1 VSSQ#E8 NC#J1 VSSQ#E8 NC#J1 VSSQ#E8 B
L1 F9 L1 F9 L1 F9 L1 F9
NC#L1 VSSQ#F9 NC#L1 VSSQ#F9 NC#L1 VSSQ#F9 NC#L1 VSSQ#F9
J9 G1 J9 G1 J9 G1 J9 G1
NC#J9 VSSQ#G1 NC#J9 VSSQ#G1 NC#J9 VSSQ#G1 NC#J9 VSSQ#G1
L9 G9 L9 G9 L9 G9 L9 G9
NC#L9 VSSQ#G9 NC#L9 VSSQ#G9 NC#L9 VSSQ#G9 NC#L9 VSSQ#G9
96-BALL 96-BALL 96-BALL 96-BALL
SDRAM DDR3 SDRAM DDR3 SDRAM DDR3 SDRAM DDR3
GB2@VRAM _DDR3 GB2@VRAM _DDR3 GB2@VRAM _DDR3 GB2@VRAM _DDR3

+1.5V_GFX +1.5V_GFX +1.5V_GFX +1.5V_GFX

VMC_CLK0 R3578 R3529 VMC_CLK1 R3545 R3537


GB2@1.33K/F_4 GB2@1.33K/F_4 GB2@1.33K/F_4 GB2@1.33K/F_4
R3510 R3541

GB2@160/F_4 VREFC_VMC1 VREFD_VMC1 GB2@160/F_4 VREFC_VMC3 VREFD_VMC3


VMC_CLK0# VMC_CLK1#

R3577 C3658 R3531 C3547 R3544 C3637 R3536 C3566


GB2@1.33K/F_4 GB2@0.1U/10V_4X GB2@1.33K/F_4 GB2@0.1U/10V_4X GB2@1.33K/F_4 GB2@0.1U/10V_4X GB2@1.33K/F_4 GB2@0.1U/10V_4X
FBC_CMD15 TP3504
{16} FBC_CMD15
FBC_CMD23 TP3503
{16} FBC_CMD23

A A

+1.5V_GFX +1.5V_GFX +1.5V_GFX +1.5V_GFX

C3651 C@10U/6.3V_8X C3548 GB2@10U/6.3V_8X C3669 GB2@10U/6.3V_8X C3573 C@10U/6.3V_8X

C3678
C3538
GB2@0.1U/10V_4X
GB2@0.1U/10V_4X
C3594
C3542
GB2@0.1U/10V_4X
GB2@0.1U/10V_4X
C3577
C3686
GB2@0.1U/10V_4X
GB2@0.1U/10V_4X
C3579
C3635
GB2@0.1U/10V_4X
GB2@0.1U/10V_4X
Quanta Computer Inc.
C3670 GB2@0.1U/10V_4X C3662 GB2@0.1U/10V_4X C3688 GB2@0.1U/10V_4X C3633 GB2@0.1U/10V_4X
C3659 GB2@0.1U/10V_4X C3657 GB2@0.1U/10V_4X C3578 GB2@0.1U/10V_4X C3634 GB2@0.1U/10V_4X PROJECT :TE5
C3666 GB2@0.1U/10V_4X C3663 GB2@0.1U/10V_4X C3549 GB2@0.1U/10V_4X C3636 GB2@0.1U/10V_4X Size Document Number Rev
C3684 GB2@0.1U/10V_4X C3667 GB2@0.1U/10V_4X C3528 GB2@0.1U/10V_4X C3537 GB2@0.1U/10V_4X 1A
N11x-Fermi VRAM B
Date: Wednesday, January 05, 2011 Sheet 21 of 44
5 4 3 2 1
5 4 3 2 1

S3 power Reduction (SM_DRAMRST#) <S3P> <4> S3 power Reduction (SM_DRAMPWROK) <S3P> <3> 22
+3V_S5
+1.5VSUS

U:C2A +1.5V_CPU
D R65 R54 NS3@0_4 C227 D
1K/F_4 S3@0.1U/10V_4X

{13,14} DDR3_DRAMRST# R58 1K/F_4 3 1 CPU_DRAMRST# {3} R152

5
U7 200/F_4
Q7 {7} SYS_PWROK 2
S3@2N7002_200MA 4 PM_DRAM_PWRGD_Q R131 130/F_4 PM_DRAM_PWRGD_R PM_DRAM_PWRGD_R {3}

2
{9} DRAMRST_CNTRL_PCH R51 S3@0_4 {7} PM_DRAM_PWRGD 1
S3@TC7SH08FU(F)

3
C157 R56 R153 *S3@39/F_4 3 1
S3@0.047U/10V_4X S3@4.99K/F_4

Q28 *S3@2N7002K_300MA

2
MAINON_ON_G {41}
R144 NS3@0_4

For S3 power Reduction Sequence <S3P> <3> S3 power Reduction (CPU Power) <S3P> <5>
C C
4.5A
+SMDDR_VREF +VDDR_REF_CPU +1.5VSUS +1.5V_CPU
U:C2A
V:B2A
+3V_S5 +1.5V_CPU R102 NS3@0_1206
R49 NS3@0_6
R40 NS3@0_8 R75 NS3@0_1206
+3V_S5

R17 C434 S3@0.1U/10V_4X


U:C2A
5

R39 3 1
V:B2A 2 S3@10K_4 C435 S3@0.1U/10V_4X
MAINON {32,38,41}
R14 S3@100K_4 4 S3@10K_4 Q6
{37} S3_1.5V
1 S3@2N7002_200MA U:C2A C436 S3@0.1U/10V_4X
V:B2A

2
{36,37,41} MAIND MAIND R31
100K_4 C437 S3@0.1U/10V_4X
3

3
U19 S3@TC7SH08FU(F)

R86 *S3@0_4 S3_Power Sequence {32} 2 2 R38 S3@1K_4 6


5 4
Q4 Q3 2
S3@2N7002_200MA S3@FDV301N_200MA U:D3A 1
V:D3A
3

1 C158 Q54

1
*S3@0.1U/10V_4X S3@AO6402A

3
MAIND
2 MAINON_ON_G {41}
C137 R414
Q5 *S3@470P/50V_4X S3@220_8
1

S3@2N7002K_300MA

3
B B

{41} MAINON_ON_G 2

For S3 power Reduction VTT discharge <S3P> <13> Q29


S3@2N7002_200MA

1
+SMDDR_VTERM

R209
S3@22_4
3

Q14
S3@2N7002_200MA
{41} MAINON_ON_G 2
1

A A

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
S3 power Reduction
Date: Wednesday, January 05, 2011 Sheet 22 of 44
5 4 3 2 1
5 4 3 2 1

HDMI Conn [HDM]


HDMI-CONN <HDM>
HDMI-SMBus
23
<HDM>
+3V +5V

CN13
20 R134 R388
D HDMITX2P_R SHELL1 D
1 D2+ HM@2.2K_4
HDMITX0P R126 *SHORT_6 HDMITX0P_R 2 HM@2.2K_4
{17} HDMITX0P D2 Shield
HDMITX0N R123 *SHORT_6 HDMITX0N_R HDMITX2N_R 3
{17} HDMITX0N D2- +3V
HDMITX1P_R 4
HDMITX1P R159 *SHORT_6 HDMITX1P_R D1+
{17} HDMITX1P 5
D1 Shield

2
{17} HDMITX1N HDMITX1N R156 *SHORT_6 HDMITX1N_R HDMITX1N_R 6
HDMITX0P_R D1-
7
HDMITX2P R162 *SHORT_6 HDMITX2P_R D0+ INT_HDMI_SCL HDMI_DDCCLK
{17} HDMITX2P 8 D0 Shield {17} INT_HDMI_SCL 1 3
HDMITX2N R161 *SHORT_6 HDMITX2N_R HDMITX0N_R 9 23
{17} HDMITX2N D0- GND
HDMICLK+_R 10
HDMICLK+ R150 *SHORT_6 HDMICLK+_R CK+ Q55 HM@FDV301N_200MA
{17} HDMICLK+ 11 CK Shield GND 22
HDMICLK- R140 *SHORT_6 HDMICLK-_R HDMICLK-_R 12
{17} HDMICLK- CK-
13 CE Remote
14
HDMI_DDCCLK NC +3V +5V
15
HDM_DDCDATA DDC CLK
16
DDC DATA
17 GND
F2 HM@NANOSMDC110F-2 DDC5V D23 2 1 HM@RSX101M-30_1A DDC5V_2 18
+5V +5V
HDMI_CON_HP 19 R135 R396
HP DET
21 HM@2.2K_4
SHELL2 HM@2.2K_4
C164 C163 HM@C12826-11905-L +3V
*E@0.1U/16V_4Y HM@0.1U/16V_4Y

2
U:C2A INT_HDMI_SDA 1 3 HDM_DDCDATA
{17} INT_HDMI_SDA

Q56 HM@FDV301N_200MA

C C

HDMI-passive level shift <HMP/HMG>


HDMI-HPD <HMP/HMG>
+3V

+3V

R66
HM@1M_4

2
Q45 HM@2N7002_200MA

Port-B_HPD 1 3 R412 *SHORT_4 HDMI_CON_HP


{18} Port-B_HPD

R154

B HM@100K_4 B

U:C2A

+3V +5V

R478 EHM@499/F_4 HDMITX0P_R


3

R119 R165 R444 EHM@499/F_4 HDMITX0N_R


*SHORT_6 *EHM@0_6
R440 EHM@499/F_4 HDMITX1P_R
A Q41 A
2
R474 EHM@499/F_4 HDMITX1N_R
EHM@2N7002K_300MA
R420 EHM@499/F_4 HDMITX2P_R
1

R428 EHM@499/F_4 HDMITX2N_R


R113 EHM@100K_4
R429 EHM@499/F_4 HDMICLK+_R

HDMICLK-_R
Quanta Computer Inc.
U:C2A C978 *EHM@0.1U/16V_4Y R421 EHM@499/F_4
V:B2A PROJECT : TE5
Size Document Number Rev
1A
HDMI CONN
Date: Wednesday, January 05, 2011 Sheet 23 of 44
5 4 3 2 1
5 4 3 2 1

Panel backlight control <LDS> LCD POWER SWITCH <LDS>


+15V

+3V
HALL Sensor <HSR>
24
+3VPCU R311 100K_4
R328

3
330K_6 1.5A(65mils)
Q40
+3VPCU LCDONG LCDVCC
2
D ME2306_4A 1 2 LID591# D
LID591# {32}
MR1
R327 C387 LCDVCC1 L13 *SHORT_6

1
3
C384 AH9249NTR-G1

3
DISPON_O 100K_4 0.01U/25V_4X
DISPON_O {32}
R331 C10 C12 C393 0.1U/16V_4Y
2 Q39
U:E3A
75/F_8 V:E3A C@0.1U/16V_4Y C@0.01U/25V_4X C@10U/6.3V_8X
2N7002_200MA

3
LCDDISCHG
R304 Q36

3
{18} LVDS_DIGON 2
*100K_4

LCDON# 2 Q38

1
DTC143TKAT146_100MA
2N7002_200MA
R329

1
100K_4

C C

LCD Panel Module [LDS] U:C2A


CRT <CRT> V:B2A
L16 BLM18BA220SN1D_500MA RED_L
{17} CRT_RED +5V +3V
CN3
LCDVCC LCDVCC 1 L15 BLM18BA220SN1D_500MA GREEN_L
1 {17} CRT_GRE
2
R4 2.2K_4 LCD_EDIDCLK R13 *SHORT_6 2 L14 BLM18BA220SN1D_500MA BULE_L C60 C405
+3V +3V 3 {17} CRT_BLU
LCD_EDIDCLK 3
{18} LCD_EDIDCLK 4
LCD_EDIDDATA 4 E@0.1U/10V_4X C@0.1U/10V_4X
{18} LCD_EDIDDATA 5
R3 2.2K_4 LCD_EDIDDATA 5
6
LCD_TXLOUT0- 6 C402 C400 C398 C399 C401 C403
{17} LCD_TXLOUT0- 7
LCD_TXLOUT0+ 7
{17} LCD_TXLOUT0+ 8
8 6.8P/50V_4N 6.8P/50V_4N 6.8P/50V_4N 6.8P/50V_4N 6.8P/50V_4N 6.8P/50V_4N
9
LCD_TXLOUT1- 9
{17} LCD_TXLOUT1- 10
LCD_TXLOUT1+ 10
{17} LCD_TXLOUT1+ 11
11
U:C2A 12
LCD_TXLOUT2- 12
{17} LCD_TXLOUT2- 13
D7 *EGA10402V05AH DISPON_O_R LCD_TXLOUT2+ 13
{17} LCD_TXLOUT2+ 14
14
15
LCD_TXLCLKOUT- 15
{17} LCD_TXLCLKOUT- 16
LCD_TXLCLKOUT+ 16
{17} LCD_TXLCLKOUT+ 17
17
18
LVDS_PWM 18
U:E3A 19
V:E3A DISPON_O R516 2.2/F_4
{18} LVDS_PWM
DISPON_O_R 20
21
19
20 USB for CRT BOARD (Right) <USB> CN4
21 +5V 1
LCD_BK_POWER 22
B 22 {17} CRT_DDCCLK 2 B
23 {17} CRT_DDCDAT
23 3
+3V 4
VIN R9 *SHORT_6 LCD_BK_POWER
{17} CRT_VSYNC 5
{17} CRT_HSYNC 6
+5VPCU 7
+ C395 RED_L
8
24 34
C@10U/25V_1206X CCD_POWER 24 34 C50 GREEN_L 9
25
USBP0-_LCD 25 10
26 33
USBP0+_LCD 26 33 1U/10V_4X BULE_L 11
27
27 U1 12
28 32
L2 SBY100505T-221Y-N_300MA 28 32 G545A2P8U 13
{29} DMIC_CLK 29
L1 SBY100505T-221Y-N_300MA 29 USBPWR3 14
{29} DMIC_IN 30 31 2 8
30 31 IN1 OUT3 15
3 7
50373-03001-001 IN2 OUT2 16
6
OUT1 17
{32} USB_Normal_EN# 4 {9} USBP8+ 2 4 USBP8+_C
EN# C51 18
1 {9} USBP8- 1 3 USBP8-_C
GND *10U/6.3V_8X RN8 DLP11SN900HL2L 19
U:C2A 9 5
GND-C OC# 20

D:B2A 87213-2000G
U:E3A
V:E3A
U:C2A

{9,32} USB_Normal_OC#

A
CCD [CCD] USBP0+_LCD
USBP0-_LCD
R6
R5
*SHORT_4
*SHORT_4
USBP11+ {9}
A

USBP11- {9}

R332 *SHORT_6 CCD_POWER


Quanta Computer Inc.
+3V
C389 C@10U/6.3V_8X PROJECT : TE5
+

Size Document Number Rev


1A
LCD/LED Panel/CCD
Date: Wednesday, January 05, 2011 Sheet 24 of 44
5 4 3 2 1
5 4 3 2 1

MINI Card Slot#1(WiFi / Wimax / Combo) <MNW>


25
+1.5V WIMAX_P
+3V

R402
*SHORT_6

0.5A(30mils) 2.75A(120mils)
R99 *SHORT_8
{32} BT_RFCTRL
C349 C340 C314 C344 C507 C343 C510

2
*0.01U/25V_4X *0.1U/16V_4Y *10U/6.3V_8X 0.1U/16V_4Y C@0.1U/16V_4Y C@0.1U/16V_4Y C@10U/6.3V_8X
R83 10K_4 R69 *0_4 BT_RFCTRL_BT5
WIMAX_P
Q42 1 3 DTC144EUBTL_30MA BT_RFCTRL_BT R185 *SHORT_4 SERIRQ_debug
D D

CN16
R292 *NMP@0_4 SERIRQ_debug 51 52
{8,32} SERIRQ NC +3.3V
RN5 4 3 NMP@0X2 LDRQ#1__debug 49 50
{8} LDRQ#1 C-Link_RST GND
PLTRST# 2 1 PLTRST#_debug 47 48
R284 NMP@0_4 PCLK__debug C-Link_DAT +1.5V
{9} CLK_PCI_LPC 45 46
C-Link_CLK LED_WPAN#
43 GND LED_WLAN# 44
41 NC NC 42
39 40
NC NC
37 GND USB_D+ 38 USBP13+ {9}
35 36 USBP13- {9}
GND USB_D-
{9} PCIE_TXP6 33 PETp0 GND 34
{9} PCIE_TXN6 31 32 CGDAT_SMB {13,14}
PETn0 SMB_DATA
29 30 CGCLK_SMB {13,14}
GND SMB_CLK
27 28
GND +1.5V
{9} PCIE_RXP6 25 26
PERp0 GND
{9} PCIE_RXN6 23 24
PERn0 +3.3Vaux PLTRST#
21 22
GND PERST# RF_EN
19 NC W_DISABLE# 20 RF_EN {32}
17 18
NC GND
15 16 LFRAME#_PCIE R257 NMP@0_4
GND NC LAD3_PCIE R254 NMP@0_4 LFRAME# {8,32}
{9} CLK_PCIE_MINI 13 14
REFCLK+ NC LAD2_PCIE R252 NMP@0_4 LAD3 {8,32}
{9} CLK_PCIE_MINI# 11 12
REFCLK- NC LAD1_PCIE R248 NMP@0_4 LAD2 {8,32}
9 GND NC 10
7 8 LAD0_PCIE R244 NMP@0_4 LAD1 {8,32}
{9} PCIE_CLK_MINI_REQ# CLKREQ# NC LAD0 {8,32}
BT_RFCTRL_BT5 5 6
BT_CHCLK +1.5V
3 BT_DATA GND 4
1 2
WAKE# +3.3V
80003-5121

C C

+1.5V +3V_3G

MINI Card Slot#2-3G <MNT>


R288
U:C2A *3G@0_8
V:B2A
+3V_3G
2.75A(120mils)
CN17
C508 C324 C325 C313 51 52
NC +3.3V C514 C334 C333
49 50
3G@0.1U/16V_4Y C@0.1U/16V_4Y C@0.1U/16V_4Y C@10U/6.3V_8X C-Link_RST GND
47 48
C-Link_DAT +1.5V *3G@0.01U/25V_4X *3G@0.1U/10V_4X *3G@10U/6.3V_8X
45 46
C-Link_CLK LED_WPAN#
43 GND LED_WLAN# 44
41 42
+3.3V LED_WWAN#
39 40 CPUSB# {10}
+3.3V CPUSB#
37 38 USBP3+ {9}
CPEE# USB_D+
35 36 USBP3- {9}
GND USB_D-
{9} PCIE_TXP3 33 34
PETp0 GND
{9} PCIE_TXN3 31 32 CGDAT_SMB {13,14}
PETn0 SMB_DATA
29 30 CGCLK_SMB {13,14}
GND SMB_CLK
27 28
B GND +1.5V B
{9} PCIE_RXP3 25 PERp0 GND 26
{9} PCIE_RXN3 23 24
+3V +3V_3G RERn0 +3.3Vaux PLTRST#
21 22 PLTRST# {3,9,27,30,32}
GND RESET# 3G_EN
19
17
MMC_DAT W_DISABLE# 20
18
3G_EN {32} U:C2A
2.75A (120mils) MMC_CMD GND +3V_3G +3V_3G
15 16 UIM_VPP
GND UIM_VPP UIM_RST
{9} CLK_PCIE_3G 13 14
R286 *SHORT_8 REFCLK+ UIM_RST UIM_CLK
{9} CLK_PCIE_3G# 11 12
REFCLK- UIM_CLK UIM_DATA R7
9 GND UIM_DATA 10
R289 *SHORT_8 PCIE_CLK_3G_REQ#_C 7 8 UIM_PWR *3G@10K/F_4
CLKREQ# UIM_PWR C503
5 BT_CHCLK +1.5V 6
U:C2A 3 BT_DATA GND 4

2
U:C2A 1 2 *3G@100P/50V_4N
54
53

WAKE# +3.3V
V:B2A V:B2A 3G@80003-5121 PCIE_CLK_3G_REQ#_C 1 3
54
53

PCIE_CLK_3G_REQ# {9}

Q10
*3G@2N7002_200MA

R201 *SHORT_4

SIM CARD
JSIM1

1 UIM_CLK
A
2 A
3 UIM_DATA
4
5 UIM_RST
6 UIM_VPP
7 UIM_PWR C294 3G@0.1U/10V_4X
8
9
10 USBP5+ {9}
1411 USBP5- {9}
1312

3G@88511-120N Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
MINI CARD(WLAN/3G/SIM Card)
Date: Wednesday, January 05, 2011 Sheet 25 of 44
5 4 3 2 1
5 4 3 2 1

USB2.0 MB SIDE (Left) <USB>

+5VPCU
020173MR004S55PZR
26
C335
CN15
D 1U/10V_4X D

U12

6
G545A2P8U
2 8 USBPWR2
IN1 OUT3 USBP9-_C 1
3 IN2 OUT2 7 {9} USBP9- 1 3 2
6 2 4 USBP9+_C
OUT1 {9} USBP9+ 3
4 RN6 DLP11SN900HL2L
{32} USB_Normal_EN#2 EN# 4
1 +
GND C488 C205 C493
9 GND-C OC# 5 U:D3A

5
10U/6.3V_8X *10U/6.3V_8X C@100U/6.3V_3528P_E45b
V:D3A

{9,32} USB_Normal_OC#2 D12 2 1 *LCP0G050M0R2R USBP9-_C

D13 2 1 *LCP0G050M0R2R USBP9+_C

C C

B B

A A

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
TP/SW/ESATA/USB+Audio/LED
Date: Wednesday, January 05, 2011 Sheet 26 of 44
5 4 3 2 1
5 4 3 2 1

USB 3.0 Controller <U3B>


+1.05VSUS
U:C2A
(700mA) L6028 U3@HCB1608KF-181T15_1.5A
+3V_S5
27
C6067 C6038 C6036 C6046 C6064 C6065 C6057 C6051 C6056 C6050 C6541 C6542 C6543 C6545

U3@10U/10V_8Y U3@0.1U/10V_4X U3@0.1U/10V_4X U3@0.1U/10V_4X C@0.1U/10V_4X C@0.01U/25V_4X C@0.01U/25V_4X U3@0.01U/25V_4X U3@0.01U/25V_4X U3@0.01U/25V_4X U3@0.1U/10V_4X U3@0.01U/25V_4X U3@5P/50V_4C C@10U/10V_8Y

+3V_S5
+3V_S5
(100mA) L6027 U3@HCB1608KF-181T15_1.5A

D10

H11
E11
E12

K11
K12

P13
F13
F14

L10

L13
L14
D D

G3
G4

N4
N5
N6

C4
C5
C6
C7
D5

C8
C9
D8
D9

H3
H4

D7
P3

E3
E4
C6066 C6063 C6042 C6035 C6037 C6041 C6540 C6539 C6544

F3

L9

L5

L8
U6000
U3@0.01U/25V_4X U3@0.1U/10V_4X U3@0.01U/25V_4X U3@0.01U/25V_4X U3@0.01U/25V_4X U3@0.01U/25V_4X U3@0.01U/25V_4X U3@0.1U/10V_4X C@10U/10V_8Y

VDD33
VDD33
VDD33

VDD33
VDD33
VDD33

VDD33
VDD33

VDD33
VDD33

VDD33
VDD33
VDD33
VDD33

VDD10
VDD10
VDD10
VDD10
VDD10

VDD10
VDD10
VDD10
VDD10

VDD10
VDD10

VDD10
VDD10

VDD10
VDD10
VDD10

VDD10
VDD10
VDD10
VDD10

U3AVDD33

U2AVDD33
{9} CLK_PCIE_USB30 B2 PECLKP
{9} CLK_PCIE_USB30# B1 B6
PECLKN U3TXDP2
{9} PCIE_RXP_USB30 C6548 U3@0.1U/10V_4X PCIE_RXP_USB30_C D2 A6
C6550 U3@0.1U/10V_4X PCIE_RXN_USB30#_C PETXP U3TXDN2
{9} PCIE_RXN_USB30# D1 N8
PETXN U2DM2
{9} PCIE_TXP_USB30 F2 P8
PERXP U2DP2
{9} PCIE_TXN_USB30# F1 PERXN U3RXDP2 B8
+3V_S5 +3V_S5
{3,9,25,30,32} PLTRST# H2
K1
PERSTB U3RXDN2
A8 USB 3.0 Power switch <SLC>
{7,30} PCIE_WAKE#
R6439 *SHORT_4 PCIE_CLK_USB30_REQ#_R K2
PEWAKEB
G14 R6016 U3@10K_4 +5VPCU U:C2A
{9} PCIE_CLK_USB30_REQ# PECREQB OCI2B
H13 USB_SC_OC# R6401 U3@10K_4 U6002 V:B2A
R6411 U3@10K_4 OCI1B G547E2P81U
+3V_S5 J2 AUXDET
D6016 R6406 +3V_S5 R6410 U3@10K_4 J1 H14 2 8 +5VSUS_USBP0
R6412 *SHORT_4 PSEL PPON2 PPON1 R6400 *U3@0_4 USB_SC_EN# IN1 OUT3
U3@SDM10K45-7-F_100MA {9} USB30_SMI# H1 J14 3 7
U3@10K_4 SMIB PPON1 IN2 OUT2
OUT1 6
B10 USB30_TX1+_R USB_SC_EN# 4 + R12
U3TXDP1 {32} USB_SC_EN# EN#
P5 1 C6032 C6040 C6030 C6043 C6039
PONRSTB USB30_TX1-_R GND *470P/50V_4X *0.1U/16V_4Y C@100U/6.3V_3528P_E45b 10U/6.3V_8X *10U/6.3V_8X *470/F_4
U3TXDN1 A10 9 GND-C OC# 5
N10 USB_S&C#
C6547 USB_SPI_CLK U2DM1 C6031
M2
SPISCK

3
USB_CS# N2 P10 USB_S&C 1U/10V_4X
U3@1U/10V_6Y USB_WR# SPICSB U2DP1 USB30_RX1+_R
N1 SPISI U3RXDP1 B12
USB_RD# M1
SPISO
2
K13 A12 USB30_RX1-_R
K14
GND U3@UPD720200AF1-DAP-A U3RXDN1 Q1
GND USB_SC_OC# *2N7002_200MA
J13 USB_SC_OC# {32}
GND R6020 U3@1.6K/F_4
P4 P12

1
GND RREF Close to chip R272 U2@0_4
N12 {9} USB_SC_OC_PCH#
U2AVSS Use 1% RES
C14
GND
N11
C
U2PVSS C
D6
XIN U3AVSS
N14
XOUT XT1
M14 XT2 GND P14
GND P11
P6 P9 +3V_S5

R6404 A1
CSEL GND
GND
P7
P2
EEPROM USB 3.0 CONN
GND GND
A2 P1
U3@100_4 GND GND
A3 N13
GND GND CN6000
A4 GND GND N9
A5 N7 R6408 +5VSUS_USBP0 1
GND GND 1 VBUS
Y6000 U3@24MHZ_30 A7 N3 USB_S&C#_R 2
GND GND 2 D-
A9 M13 U3@47K_4 USB_S&C_R 3
GND GND 3 D+
A11 M12 4
C6535 C6536 GND GND +3V_S5 USB30_RX1-_R R6540 U3@0_4 USB30_RX1- 4 GND
A13 M11 5 SSRX-
GND GND U6001 USB30_RX1+_R R6608 U3@0_4 USB30_RX1+ 5
A14 GND GND M10 6 6
U3@12P/50V_4C U3@12P/50V_4C USB_CS# SSRX+
B3 M9 1 8 7
GND GND USB_SPI_CLK R6414 U3@33_4 CE VDD USB30_TX1-_R R6609 U3@0_4 USB30_TX1-_R1 C6034 U3@0.1U/10V_4X USB30_TX1-_C 7 GND
B4 M8 6 8
GND GND USB_WR# SCK USB30_TX1+_R R6610 U3@0_4 USB30_TX1+_R1 C6033 U3@0.1U/10V_4X USB30_TX1+_C 8 SSTX-
B5 GND GND M7 5 SI 9 9 SSTX+
B7 M6 USB_RD# 2 7 C6559

13
12
11
10
GND GND SO HOLD
B9 GND GND M5
B11 M4 +3V_S5 R6409 U3@10K_4 3 4 U3@0.1U/16V_4Y

13
12
11
10
GND GND WP VSS U2_U3@020053GR009M5126R
B13 M3
GND GND
B14 L12
GND GND U3@EN25F40-100HIP
C1 L11
GND GND
C2 L7
GND GND
C3 L6
C10
GND GND
USB 2.0 Colay <U3B>
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
C11
GND
C12
C13
D3
D4
D11
D12
D13
D14
E1
E2
E13
E14
F4
F6
F7
F8
F9
F11
F12
G1
G2
G6
G7
G8
G9
G11
G12
G13
H6
H7
H8
H9
H12
J3
J4
J6
J7
J8
J9
J11
J12
K3
K4
L1
L2
L3
L4
2 4 USB_S&C_RR R6227 U3@0_4 USB_S&C
{9} USBP1+
1 3 USB_S&C#_RR R6239 U3@0_4 USB_S&C#
{9} USBP1-
RN7 U2@DLP11SN900HL2L

U:E3A
V:E3A
B B

USB w S&C MAXIM solution <SLC>

+5VPCU

C6546
0.1U/16V_4Y U6006
MAX14566BEETA+T

5 6 USB_S&C_RR
VCC TDP USB_S&C#_RR
TDM 7

{9,32} USB_BUS_SW3 1 CB1(CEN#)


{9,32} USB_BUS_SW2 8
CB USB_S&C_R
3
DP USB_S&C#_R
2
DM

9 4
GND GND

CB0 CB1 Status


A A
0 0 Auto mode
0 1 Force dedicated charger mode
1 X Pass-Through(USB) mode:
Connect DP/DM to TDP/TDM

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
MINI CARD(WLAN/3G/SIM Card)
Date: Wednesday, January 05, 2011 Sheet 27 of 44
5 4 3 2 1
5 4 3 2 1

SATA ODD
[ODD]
ODD Zero power . (Only for Intel) <OZP>

+5V_ODD +5V
28
+5V 1 3

D
C211 Q65 C210
U:C2A R127
D

V:B2A

2
4.7K_4
CN19 0.01U/25V_4X ME1303_3A *0.01U/25V_4X
14
GND14 R128 3.01K/F_4
1

3
GND1 SATA_TXP4_C C491 0.01U/25V_4X
2 SATA_TXP4 {8}
RXP SATA_TXN4_C C494 0.01U/25V_4X
3 SATA_TXN4 {8}
RXN +5V_ODD
4 2
GND2 SATA_RXN4_C C362 0.01U/25V_4X PCH_ODD_EN {10}
TXN
5
SATA_RXP4_C C358 0.01U/25V_4X
SATA_RXN4 {8} U:D3A
TXP
6
7
SATA_RXP4 {8} V:D3A Q63

1
GND3 R334
DTC144EUBTL_30MA
8 ODD_PRSNT# {10} 22_8
DP
9
+5V +5V_ODD
10 +5V_ODD
+5V
11

3
MD
12
GND C496 C498 + C495
13
GND
15 C@0.1U/16V_4Y C@10U/10V_8Y C@100U/6.3V_3528P_E45b 2
GND15
205901-1
C C
Q17
2N7002_200MA

1
ODD_MD# {9}

HDD_VCC
HDD_VCC

SATA HDD SATA HDD Re-driver IC


C404 C406
HDR@0.01U/25V_4X HDR@0.1U/16V_4Y
[HDD]
+3V R335 HDR@0_6 HDD_VCC
CN11

20

10

16
23

6
GND23 U3
B 1 B

VCC

VCC

VCC

VCC
GND1 BSATA_TXP0
2
RXP BSATA_TXN0 SATA_TXP0 C49 HDR@0.01U/25V_4X SATA_TXP0_C BSATA_TXP0_C C77 0.01U/25V_4X BSATA_TXP0
3 {8} SATA_TXP0 1 15
RXN AI+ AO+
4
GND2 BSATA_RXN0 SATA_TXN0 C48 HDR@0.01U/25V_4X SATA_TXN0_C BSATA_TXN0_C C76 0.01U/25V_4X BSATA_TXN0
5 {8} SATA_TXN0 2 14
TXN BSATA_RXP0 AI- AO-
6
TXP SATA_RXN0 C47 HDR@0.01U/25V_4X SATA_RXN0_C BSATA_RXN0_C C75 0.01U/25V_4X BSATA_RXN0
7 {8} SATA_RXN0 4 12
GND3 BO- BI-
SATA_RXP0 C46 HDR@0.01U/25V_4X SATA_RXP0_C 5 11 BSATA_RXP0_C C74 0.01U/25V_4X BSATA_RXP0
{8} SATA_RXP0 BO+ BI+
8
3.3V R23 *HDR@100_4

GND_P
9 HDD_VCC 7 9 HDD_VCC
3.3V EN A_EM

Mode
10

GND
GND
GND
GND
3.3V R19 *HDR@100_4
11 8 HDD_VCC
GND B_EM
12
GND HDR@SN75LVCP412ARTJR
13

17

3
19
18
13

21
GND R22 R20
14
5V
15
5V +5V_HDD1 R333 *SHORT_8 R24 HDR@0_4 HDR@10K_4 HDR@10K_4
16 +5V
5V
17
GND
18
RSVD C394 C396 + C397
19
GND
20
12V C@0.1U/16V_4Y CC@10U/10V_8Y CC@100U/6.3V_3528P_E45b
21
12V
12V
22 SATA Re-driver Bypass
A
GND24
24 Colay with Redriver IC A

19C201-1 SATA_TXP0 R44 HDO@0_4 BSATA_TXP0_C

SATA_TXN0 R60 HDO@0_4 BSATA_TXN0_C Quanta Computer Inc.


SATA_RXN0 R68 HDO@0_4 BSATA_RXN0_C
PROJECT : TE5
SATA_RXP0 R76 HDO@0_4 BSATA_RXP0_C Size Document Number Rev
1A
HDD/ODD/MDC
Date: Wednesday, January 05, 2011 Sheet 28 of 44
5 4 3 2 1
5 4 3 2 1

Codec(CX20587-11Z) <ADO/MDC/SLM>

C350 C351
FILT_1.65V AVDD_3.3

C345 C354
EXT MIC <ADO/SLM>
MIC1-VREFO

R505 R287
C360
*4.7U/6.3V_6X
29
1U/10V_6Y 0.1U/16V_4Y 10U/10V_8Y 0.1U/16V_4Y 3.3K/F_4 3.3K/F_4

GND

GND GND CN18


R379 *SHORT_6 +3AVDD 1
+3V
MIC1_L1 R481 100/F_6 MIC1_L2 L19 *SHORT_6 MIC1_L3 2
C346 C365 C352 6 10
MIC1_R1 R482 100/F_6 MIC1_R2 L20 *SHORT_6 MIC1_R3 3 7
10U/10V_8Y 0.1U/16V_4Y 0.1U/16V_4Y 4 8
D
9 D
Port_B# 5

C506 C497 C509 2SJ1012-023111


GND
U:D3A GND
V:D3A *100P/50V_4N *100P/50V_4N *0.1U/25V_6X GNDShield_GND
U:C2A
R309 *SHORT_6 +5AVDD L10 *SHORT_1206
V:B2A
+3V_S5 +5V
C380 C382 C348 C353

*10U/10V_8Y 0.1U/16V_4Y 10U/10V_8Y 0.1U/16V_4Y


R294 GND
0.1/F_1206

GND GND

+3AVDD_S5

C376 C379 CLASSD_5V

10U/10V_8Y 0.1U/16V_4Y FILT_1.8V


C366 C367 C370 C369 C368
C383 C375
0.1U/10V_4X 0.1U/16V_4Y 0.1U/16V_4Y 10U/10V_8Y 10U/10V_8Y
Note: GND 10U/10V_8Y 0.1U/16V_4Y R406
10K_4
In order for the audio codec to Wake on Jack, the CODEC
VAUX pin (VAUX_3.3, pin 4) must be powered by a rail
GND

11
24
34

37

35

36

17

20

22
that is not removed unless AC power is removed.

7
2
6
U14
GND

FILT_1.8
VAUX_3.3
VAUX_3.3
VDD_IO
DVDD_3.3
AVDD_HP

FILT_1.65

AVDD_3.3

AVDD_5V

LPWR_5.0

RPWR_5.0

CLASSDREF
GND C374 *0.1U/16V_4Y

{8} ACZ_RST#_AUDIO R330 33_4 ACZ_RST#_AUDIO_R 13


RESET#
R298 5.11K/F_4 +3AVDD_S5 EXT H.P / Beats <ADO/AMP>
R300 39.2K/F_4 Port_A#
R308 *SHORT_4 BIT_CLK_AUDIO_R 9 50 SENSE_A R299 20K/F_4 Port_B#
{8} BIT_CLK_AUDIO BIT_CLK SENSE_A
12 49 SENSE_B R297 5.11K/F_4 +3AVDD_S5
{8} ACZ_SYNC_AUDIO SDATA_IN SYNC SENSE_B
{8} ACZ_SDIN0_AUDIO R310 33_4 10
SDATA_IN T11
C
{8} ACZ_SDOUT_AUDIO 8 48 CN20 C
SDATA_OUT PORTF_R T10
47 1
PORTF_L HPOUT-L R484 5.1/F_6 HPOUT-L2 L21 HCB1608KF-121T20_2A HPOUT-L3 2
DIB_P 56 46 MIC1-RR C364 2.2U/6.3V_6X MIC1_R1 6 10
DIB_N DIB_P PORTB_R MIC1-LL C361 2.2U/6.3V_6X MIC1_L1 HPOUT-R R485 5.1/F_6 HPOUT-R2 L22 HCB1608KF-121T20_2A HPOUT-R3
55 DIB_N PORTB_L 45 3 7
44 MIC1-VREFO_B R293 *SHORT_4 MIC1-VREFO 4 8
B_BIAS
9
C371 0.1U/16V_4Y PCBEEP_C 15 42 T9 Port_A# 5
{8} PCBEEP PC_BEEP C_BIAS
41 T5
T13 PORTC_R T4 C512 C511 C513 2SJ1012-023111
54 40
SPDIF PORTC_L
T14 CX20587-11Z T8 *100P/50V_4N *100P/50V_4N *0.1U/25V_6X
T15
53
52
GPIO0/EAPD# PORTE_R
39
38 T7
U:C2A
T12 GPIO1/SPK_MUTE# PORTE_L V:B2A
51
GPIO2/SPDIF2 C3A 33 T3
PORTD_R T6
32
PORTD_L
3
R307 100_4 DMIC_IN_CLK DMIC_3/4 HPOUT-R GND GND GND Shield_GND
{24} DMIC_CLK 4 31
DMIC_IN DMIC_CLK0 PORTA_R HPOUT-L
{24} DMIC_IN 5 DMIC_1/2 PORTA_L 30

23 27 AVEE
AUXENABLE AVEE FLY_N
1 26
AUX_CLK FLY_N FLY_P C359 1U/10V_6Y
EXT_MUTE#

25
FLY_P C356 C355
EP_GND
RIGHT+
RIGHT-
HPFILT

LEFT+

LEFT-

GND 0.1U/16V_4Y 10U/10V_8Y


GND
GND

U:D2A
14

43

16

18

19

21

29
28

57

GND
V:D2A

S8
S9
*SHORT_4
*SHORT_4
INT SPK <ADO>
{32} AMP_MUTE#
S10 *SHORT_4
GND GND GND GND

SPK_R+
U:C2A
B
SPK_R-
V:B2A B

SPK_L- CN5
SPK_L+ SPK_R+ R61 0.1/F_8 INSPKR+N
SPK_R- R62 0.1/F_8 INSPKR-N 4
SPK_L- R63 0.1/F_8 INSPKL-N 35
SPK_L+ R64 0.1/F_8 INSPKL+N 26
1
88266-04001-06
INSPKL-N C119 E@1000P/50V_4X GND
INSPKL+N C120 E@1000P/50V_4X GND
GND
INSPKR-N C118 E@1000P/50V_4X GND
INSPKR+N C117 E@1000P/50V_4X GND

MDC <MDC>

CN10
1 SB_GPIO7 +3V 2
3 SB_GPIO27 GND 4
5 FM_INT AGND 6
A DIB_P 7 8 A
DIB_N DIB_P FM_L
9 DIB_N FM_R 10
BIT_CLK_AUDIO DMIC_IN_CLK 11 12
DMIC_IN FM_DET# AGND
ACZ_SDOUT_AUDIO MDC@88023-12101
GND
ACZ_RST#_AUDIO C32 C30
C357 C363
U:E3A
V:E3A E@150P/50V_4N E@150P/50V_4N
C381 C390 C413 *0.47U/6.3V_4X *0.47U/6.3V_4X

*10P/50V_4C *10P/50V_4C *10P/50V_4C


Quanta Computer Inc.
GND GND
GND
PROJECT : TE5
Size Document Number Rev
1A
Codec (CX20587)
Date: Wednesday, January 05, 2011 Sheet 29 of 44
5 4 3 2 1
5 4 3 2 1

Atheros Lan <LAN/LN1/LNG>


U4
30
+3V_S5 R26 *SHORT_6 LAN_VDD33 1 39 LAN_LINKLED#
VDD33 LED_LINK10/100n LAN_ACTLED
38
C104 C105 C95 C100 C102 LED_ACTn CKREQ# R10 *4.7K_4
23 +3V_S5
CLKREQn/LED2
C@10U/10V_8Y *10U/10V_8Y 51@1000P/50V_4X 1U/10V_6Y 0.1U/16V_4Y C78 1U/10V_6Y R35 51@0_4 CKREQ_G# R34 52@0_6 AVDD_CEN
{9} PCIE_CLK_LAN_REQ#
37 DVDDL C70 0.1U/16V_4Y R11 52@0_4 CKREQ# C106 *52@1U/10V_6Y
D DVDD_REG DVDDL C57 0.1U/16V_4Y
U:C2A D

P L T R S T #
24
DVDDL AVDDL C58 0.1U/16V_4Y C109 52@0.1U/16V_4Y
{3,9,25,27,32} PLTRST# 2 31
PERSTn AVDDL
PCIE_WAKE#
CKREQ_G#
3
4
WAKEn
VDDCT_REG/CKRn
Atheros AVDDL
34

33
AVDDL

CLK_PCIE_LAN
C66 0.1U/16V_4Y
U:C2A
C96 0.1U/16V_4Y AVDD_CEN 5
REFCLKP
32 CLK_PCIE_LAN# CLK_PCIE_LAN {9} V:B2A
VDDCT REFCLKN CLK_PCIE_LAN# {9}
36 PCIE_TXN7 {9}
RX_N
35 PCIE_TXP7 {9}
AVDDL RX_P PCIE_RXP7_C C56 0.1U/10V_4X
6 30 PCIE_RXP7 {9}
AVDDL_REG TX_P
AR8151/AR8152 TX_N
29 PCIE_RXN7_C C61 0.1U/10V_4X
PCIE_RXN7 {9}
C98 C97 C111 33P/50V_4N XTLO_LAN_C 7
XTLO TEST_RST
28
27
LAN-Wake up function <LAN>
TESTMODE

2
0.1U/16V_4Y 1U/10V_6Y Y1
XTLI_LAN_C 8 26 SB_SMBDATA1_LAN
XTLI SMDATA SB_SMBCLK1_LAN
U:C2A 25
25MHZ_30 SMCLK PCIE_WAKE#
PCIE_WAKE# {7,27}
C101 33P/50V_4N 1 LX
40 LX L5 51@4.7uh_C_1A AVDD_CEN
AVDDH 9
AVDDH_REG C91 C90 C86
R21 2.37K/F_4 RBIAS 10 41
C93 C92 RBIAS GND1 51@1000P/50V_4X 51@10U/10V_8Y 51@0.1U/16V_4Y
TX0P 11
0.1U/16V_4Y 1U/10V_6Y TX0N TRXP0
12
TRXN0 AVDDH C62 0.1U/16V_4Y
22
TX1P AVDDH
14
TX1N TRXP1
U:C2A 15
TRXN1 AVDDH C71 51@0.1U/16V_4Y
16
TX2P AVDDH AVDDL C65 51@0.1U/16V_4Y
17 19
TX2N TRXP2 AVDDL AVDDL C83 51@0.1U/16V_4Y
18 13

TX3P 20
TRXN2 AVDDL
LAN-SM-Bus <LAN>

GND10
TRXP3

GND2

GND3

GND4

GND5

GND6

GND7

GND8

GND9
C TX3N 21 C
TRXN3

51_52@AR8151-BL1A-R

42

43

44

45

46

47

48

49

50
SB_SMBDATA1_LAN R16 *0_4
SMB_PCH_DAT {9,13}

SB_SMBCLK1_LAN R18 *0_4


SMB_PCH_CLK {9,13}
G I
1G0A
/:1A

LAN-terminator <LAN/LN1/LNG>
0R

<LAN/LN1/LNG> LAN-Strap function <LAN/LN1/LNG> LAN(RJ45)-CONN Interface


LAN-Transformer
08

PLACE NEAR LAN IC SIDE


<LAN>
:1A5

C114 *1U/10V_6Y AVDD_CEN_T L6 PBY160808T-601Y-N_1A AVDD_CEN CN12


R1
TX3N

TX2N
TX3P

TX2P

B B
8-

U10
C144 0.1U/16V_4Y AVDD_CEN_T 1 24 TERM4 LAN_ACTLED R25 5.1K/F_6
TCT1 MCT1
1B

TX3P 2 23 X-TX3P X-TX3N 8


TD1+ MX1+ NC4/3-
2
4

2
4

C121 *1000P/50V_4X TX3N 3 22 X-TX3N +3V_S5 R166 51@5.1K/F_6 LAN_LINKLED# R15 52@5.1K/F_6
RN1 RN2 TD1- MX1- X-TX3P
5L

7
C140 *0.1U/16V_4Y AVDD_CEN_T TERM3 NC/3+
4 21
51@49.9X2 51@49.9X2 TX2P TCT2 MCT2 X-TX2P X-TX1N
5 20 6
21
1
3

1
3

C130 *1000P/50V_4X TX2N TD2+ MX2+ X-TX2N RX-/1-


6 19
TD2- MX2- X-TX2N 5
-A

C154 *0.1U/16V_4Y AVDD_CEN_T TERM2 NC2/2-


7 18
TX1P TCT3 MCT3 X-TX1P X-TX2P
8
TD3+ MX3+
17
1 Over-clocking enable (default = 1) 4
NC1/2+
B-

C63 C64 C67 C68 C132 *1000P/50V_4X TX1N 9 16 X-TX1N LED0 = LAN_ACTLED
TD3- MX3- X-TX1P
0 Over-clocking disable 3
RX+/1+ U:E3A
51@1000P/50V_4X 51@0.1U/16V_4Y 51@1000P/50V_4X 51@0.1U/16V_4Y C135 *0.1U/16V_4Y AVDD_CEN_T 15 TERM1
LR

10 V:E3A
TX0P TCT4 MCT4 X-TX0P X-TX0N
11 14 2
C139 *1000P/50V_4X TX0N TD4+ MX4+ X-TX0N TX-/0-
12 13 SWR switch-mode regulator select
1 A=

TD4- MX4- X-TX0P 1


51_52@TRANSFORMER 1 Giga LAN pull High (default = 1) TX+/0+
GND
10 LAN2_GND R222 E@MLVG0402220NV05BP
C8 C9 C11 C17 LED1 = LAN_LINKLED# 9 LAN1_GND R213 E@MLVG0402220NV05BP
U:C2A GND
V:B2A
- RA L

0.01U/100V_6X 0.01U/100V_6X 51_52@0.01U/100V_6X 51_52@0.01U/100V_6X LDO linear regulator select


0 10/100M LAN pull Low 100073FR012M22RZL
TERM1_C

TERM2_C

TERM3_C

TERM4_C
1 Normal function
TX1N

TX0N
TX1P

TX0P

=0 0

CKREQ# or CKREQ_G#
R47 R45 R42 R41 ATE test mode
2
4

2
4

A 0 A
A8

RN3 RN4 75/F_8 75/F_8 51_52@75/F_8 51_52@75/F_8

49.9X2 49.9X2
L1
1
3

1
3

05

C176 51_52@10P/3KV_1808N TERM9


01

C79 C82 C84 C87


U:D3A U:D3A Quanta Computer Inc.
80

1000P/50V_4X 0.1U/16V_4Y 1000P/50V_4X 0.1U/16V_4Y


V:D3A V:D3A
PROJECT : TE5
10

Size Document Number Rev


1A
Atheros Lan
55

Date: Wednesday, January 05, 2011 Sheet 30 of 44


2 0 0 9

5 4 3 2 1
5 4 3 2 1

3 IN 1 CARD READER 3 IN 1 CARD READER VCC_XD

Card reader controller <MMC> <MMC> C842


1U/10V_6Y
C517

0.1U/16V_4Y
C487

0.1U/16V_4Y
C516

C@0.1U/16V_4Y
31
VCC_XD
D
U:C2A D
CN21
10
SD_DAT0 R276 *SHORT_4 SD_DAT0_R SD-VCC
3
SD_D1 R275 *SHORT_4 SD_D1_R SD-DAT0
2
SD_D2 R459 *SHORT_4 SD_D2_R SD-DAT1
20
SD_D3/MS_D1 R456 *SHORT_4 SD_D3/MS_D1_R SD-DAT2
18
SD_CLK/MS_D2 R462 *SHORT_4 SD_CLK/MS_D2_R SD-DAT3
7
SD_CMD R277 *SHORT_4 SD_CMD_R SD-CLK
15
SD_CD# R274 *SHORT_4 SD_CD#_R SD-CMD
21 5
SD_WP/MS_CLK R448 *SHORT_4 SD_WP/MS_CLK_R SD-C/D MS-GND
1
SD-WP
22 4
GND SD-GND
{9} 48M_CARD

MS_BS

SD_D3/MS_D1
48M_CARD
17
MS-VCC

SD_D2
MS_D0 9
SD_D3/MS_D1_R MS-DATA0
8
TP88 TP91 SD_CLK/MS_D2_R MS-DATA1
11
MS_D3 MS-DATA2
14
SD_WP/MS_CLK R460 *SHORT_4 SD_WP/MS_CLK_RMS MS-DATA3
16
MS_INS# MS-SCLK
13
MS_BS MS-INS
6
MS-BS

24

23

22

21

20

19
23
U21 GND
19
MS-GND
12

XD_D7

SP14

SP13

SP12

SP11
CLK_IN
SD-GND
SD_CLK/MS_D2_R
CM35-5
R756 6.2K/F_4 RREF VCC_XD U:D3A
1
RREF V:D3A U:D3A C520
18 SD_CMD
V:D3A E@33P/50V_4N
C SP10 C

2
{9} USBP4- 2
DM SD_WP/MS_CLK_RMS
17 1 3

RTS5138-GRT GPIO0 TP_XD_LED# {34}


Q15 2N7002_200MA
C438
{9} USBP4+ 3 *33P/50V_4N
DP
16 MS_D0
+3V SP9
MS_INS#
R761 *SHORT_8 +3V_Card 4
3V3_IN

C837
4.7U/10V_8Y
C836
0.1U/16V_4Y
QFN24 SP8
15 SD_CLK/MS_D2 C432
*270P/50V_4X

VCC_XD 5
CARD_3V3
14 TP90
SP7

VREG 6
V18
13 SD_CD#
C848 SP6
1U/10V_6Y
25
GND

B B
XD_CD#

SP1

SP2

SP3

SP4

SP5
7

10

11

12
SD_WP/MS_CLK

TP89
SD_DAT0
MS_INS#

MS_D3
SD_D1

A A

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
RTS5138 (Card Reader)
Date: Wednesday, January 05, 2011 Sheet 31 of 44
5 4 3 2 1
5 4 3 2 1

EC [KBC]
+3VPCU
+3V
Intel Turbo mode only<CPU>
H_PROCHOT# {3,40}
SM BUS PU/Address <KBC>

MBCLK R236 4.7K_4


+3VPCU
32

3
MBDATA R234 4.7K_4
R515 PBY160808T-601Y-N_1A +A3VPCU +3V_VDD_EC R250 *SHORT_6 2ND_MBCLK R468 4.7K_4
2ND_MBDATA R472 4.7K_4
R483 C336 C341 C323 C321 H_PROCHOT_EC 2
2.2_6
0.1U/16V_4Y 10U/10V_8Y 0.1U/16V_4Y 10U/10V_8Y Q64
2N7002_200MA +3V
R506
U:C2A

1
100K_4
C502 C329 C312 C293 C316 C337 8769AGND 3ND_MBCLK R269 4.7K_4

115

102
D D
3ND_MBDATA R270 4.7K_4

19
46
76
88

4
10U/10V_8Y 0.1U/16V_4Y 0.1U/16V_4Y C@0.1U/16V_4Y 0.1U/16V_4Y C@0.1U/16V_4Y U11

VCC1

VCC2
VCC3
VCC4
VCC5

AVCC

VDD
R263 *100K/F_4
H=1.6mm +3VPCU

3 97
3Cell Battery protect & K/B LED Control <KBC>
{8,25} LFRAME# LFRAME GPIO90/AD0 TEMP_MBAT {35}
126 98 ICMNT SKU_Strap
{8,25} LAD0 LAD0 GPIO91/AD1 ICMNT {35} KB_LED {33}
127 A/D 99 AC SET_EC
{8,25} LAD1 LAD1 GPIO92/AD2 AC SET_EC {35}
128 100 SKU_Strap
{8,25} LAD2 LAD2 GPIO93/AD3
1
{8,25}
{9}
LAD3
PCLK_591 2
LAD3
LCLK
101
TP <KBC> +5V

GPIO94/DA0 T32
{7} CLKRUN# CLKRUN# 8 D/A 105 TPCLK R273 4.7K_4
GPIO11/CLKRUN GPIO95/DA1 VFAN1 {3}
106 TPDATA R279 4.7K_4
GPIO96/DA2 USB_Normal_OC#2 {9,26}
{10} GATEA20 121
GPIO85/GA20

{10} RCIN# 122


KBRST/GPIO86
64
{9} SCI#
S1 *SHORT_4 SCI#_uR 29
ECSCI/GPIO54 LPC
GPIO01/TB2
GPIO02
79
NBSWON#
ACIN {34,35}
CAPSLED {33} Strap <KBC>
GPIO03
95
R507 *SHORT_4
NBSWON# {33} U:D3A
{24} DISPON_O 6
GPIO24 GPIO04
96
108 USB_SC_OC#
USB_BUS_SW2 {9,27} V:D3A
GPIO05 USB_SC_OC# {27} T35
T33 124 93 SHBM RF_EN R247 10K_4
GPIO10/LPCPD GPIO06/IOX_DOUT LID591# {24}
94 SUSB# {7}
GPIO07
{3,9,25,27,30} PLTRST# 7 114 GFX_MAINON {38,42}
LREST GPIO16 PWRLED#
109 PWRLED# {34}
GPIO30 SHBM=0: Enable shared memory with host BIOS Disabled ('1') if using FWH device on LPC.
{24} USB_Normal_EN# 123 15 VRON {40}
GPIO67/PWUREQ GPIO36 RF_LED# Enabled ('0') if using SPI flash for both system BIOS and EC firmware
80 RF_LED# {34}
GPIO41 H_PROCHOT_EC
{8,25} SERIRQ 125 17
SERIRQ GPIO42/TCK
20 AMP_MUTE# {29}
GPIO43/TMS
{9,24} USB_Normal_OC# 9 21 ID {35}
GPIO65/SMI GPIO44/TDI
GPIO 24

54
GPO47/SCL4
GPIO50/PSCLK3/TDO
25
26
NUMLED {33}
D/C# {35} ID EEPROM <KBC> +3VPCU
{33} MX0 KBSIN0 GPIO51 S5_ON {41} U20
{33} MX1 55 27 LVDS_BRIGHT_I {7,18}
KBSIN1 GPIO52/PSDAT3/RDY HWPG 2ND_MBCLK
{33} MX2 56 28 6 1
KBSIN2 GPIO53/SDA4 2ND_MBDATA SCL A0
C
{33} MX3 57 73 SUSC# {7} 5 2 C
KBSIN3 GPIO70 SDA A1
{33} MX4 58 74 MPWROK {7,40} 3
KBSIN4 GPIO71 A2
{33} MX5 59 75 RSMRST# {7}
KBSIN5 GPIO72
{33} MX6 60 82 SLP_SUS# {7} 7 8
KBSIN6 GPIO75 RF_EN WP VCC
{33} MX7 61 83 RF_EN {25} 4
KBSIN7 GPO76/SHBM GND C477
84 S3_Power Sequence {22}
GPIO77 DNBSWON#_uR S2 *SHORT_4 M24C08-WMN6TP
{33} MY0 53 91 DNBSWON# {7}
KBSOUT0/JENK GPIO81 0.1U/16V_4Y
{33} MY1 52 110 T36
KBSOUT1/TCK GPO82/IOX_LDSH/TEST
{33} MY2 51 112 T37
KBSOUT2/TMS GPO84/IOX_SCLK/XORTR
{33} MY3 50
KBSOUT3/TDI GPIO97
107 USB_Normal_EN#2 {26} ADDRESS: A0H
{33} MY4 49
KBSOUT4/JEN0 KB
{33} MY5 48
47
KBSOUT5/TDO
31 SKU_STRAP_1
U:C2A
{33} MY6 KBSOUT6/RDY GPIO56/TA1
43 117 S5 *SHORT_4
{33}
{33}
MY7
MY8 42
41
KBSOUT7
KBSOUT8
GPIO20/TA2/IOX_DIN_DIO
GPIO14/TB1
63
TEMP_ALERT# {3,10}
FANSIG1 {3} SPI FLASH <KBC> +3VPCU
{33} MY9 KBSOUT9/SDP_VIS
TIMER SKU_STRAP_3 U13
{33} MY10 40
39
KBSOUT10/P80_CLK GPIO15/A_PWM
32
118 SUSLED_EC#
U:C2A SPI_SDI_uR R283 33_4 SPI_SDI 2 8
{33} MY11 KBSOUT11/P80_DAT GPIO21/B_PWM SUSLED_EC# {34} SO VDD
38 62 BAT_SAT0#
{33} MY12 KBSOUT12/GPIO64 GPIO13/C_PWM BAT_SAT0# {34}
37 65 BAT_SAT1# SPI_SDO_uR R261 33_4 SPI_SDO 5 7 C342
{33} MY13 KBSOUT13/GPIO63 GPIO32/D_PWM BAT_SAT1# {34} SI HOLD
{33} MY14 36 22 SUSON {37}
KBSOUT14/GPIO62 GPIO45/E_PWM SPI_SCK_uR R262 33_4 SPI_SCK 0.1U/16V_4Y
{33} MY15 35 16 MAINON {22,38,41} 6 3
KBSOUT15/GPIO61/XOR_OUT GPIO40/F_PWM SKU_STRAP_2 SCK WP
{33} MY16 34
GPIO60/KBSOUT16 GPIO66/G_PWM
81
R510
U:C2A
*SHORT_4 SPI_CS0#_uR
{33} MY17 33
GPIO57/KBSOUT17 GPIO33/H_PWM
66 USB_BUS_SW3 {9,27} U:D3A 1
CE VSS
4
V:D3A R285 10K_4 W25X40BVSSIG
+3VPCU
MBCLK 70
{35} MBCLK GPIO17/SCL1
MBDATA 69
{35} MBDATA GPIO22/SDA1
2ND_MBCLK 67 SMB 113
{9} 2ND_MBCLK GPIO73/SCL2 GPIO87/SIN_CR TP_ON_OFF {33}
2ND_MBDATA 68 14 Intel 512KB W25X40BVSSIG
{9} 2ND_MBDATA GPIO74/SDA2 GPIO34 BT_RFCTRL {25}
3ND_MBCLK 119 IR 23 R473 1K_4
{18} 3ND_MBCLK GPIO23/SCL3 GPIO46/TRST ACZ_SDOUT {8}
3ND_MBDATA 120 111
{18} 3ND_MBDATA GPIO31/SDA3 GPO83/SOUT_CR/TRIST 3G_EN {25}
R471 *10K_4 +3VPCU AMD 2MB W25Q16BVSSIG
TPCLK 72 86 SPI_SDI_uR R253 100K/F_4
{33} TPCLK GPIO37/PSCLK1 F_SDI/F_SDIO1
TPDATA 71 87 SPI_SDO_uR
{33} TPDATA GPIO35/PSDAT1 F_SDIO&F_SDIO0
10 PS/2 FIU 90 SPI_CS0#_uR
{7} AC_PRESENT GPIO26/PSCLK2 F_CS0
11 92 SPI_SCK_uR
B {27} USB_SC_EN#
R479 *SHORT_6 8768_32KX1 77
GPIO27PSDAT2 F_SCK
30
INTERNAL KEYBOARD STRIP SET <KBC> B

{7} SUSCLK GPIO00/EXTCLK GPIO55/CLKOUT/IOX_DIN_DIO SUS_PWR_ACK {7}


MY0 R214 10K_4 +3VPCU
85 VCC_POR# R251 4.7K_4 +3VPCU
VCC_POR
VCORF

+VTT 12
VTT
AGND
GND1
GND2
GND3
GND4
GND5
GND6

{3} EC_PECI R223 43_4 EC_PECI_R 13 104 VREF_uR R264 *SHORT_4 +A3VPCU
PECI VREF +3VPCU +3V

PCLK_591 +VTT D3A : R487 from 4.7K change to 10k.


HWPG circuit <KBC>
5
18
45
78
89
116

103

44

NPCE791LA0DX NPCE791LA0DX: AJ007910F00 (w/o CIR)


C478 R186 R196
VCORF_uR

R258 *0.1U/16V_4Y 10K_4 *10K_4

*22_4 L8

*SHORT_6 C292 CN22 D45 *EV@SW1010CPT_100MA


{42} GFX_PG
C332
1U/6.3V_4X TP_ON_OFF R267 EV@0_4
*10P/50V_4C 1
8769AGND 3G_EN 2
3 D40 *SW1010CPT_100MA HWPG
{39} HWPG_VCCSA
R245 *SHORT_4
*85205-0300L
D41 *SW1010CPT_100MA
{41} HWPG_1.8V
TEMP_MBAT ICMNT AC SET_EC
R256 *SHORT_4

C339 C338 C540 D32 *SW1010CPT_100MA


{7,36} SYS_HWPG
13MS,14MS,15MS Strap *10U/6.3V_8X *10U/6.3V_8X *10U/6.3V_8X R265 *SHORT_4

+5VPCU D29 *SW1010CPT_100MA


+3VPCU +3VPCU +3VPCU
U:D3A Power Button<KBC> LED PU/PD <LED> {37} HWPG_1.5V
R266 *SHORT_4
V:C2A
A DNBSWON#_uR C330 *0.1U/10V_4X D30 *IV@SW1010CPT_100MA A
{7,40} HWPG_VAXG
R371 R398 R400 SUSLED_EC# R231 10K_4
BAT_SAT0# R242 10K_4 R280 *IV@0_4
*10K_4 10K_4 EV@10K_4 MS Strap SKU_STRAP_1 SKU_STRAP_2 SKU_STRAP_3 BAT_SAT1# R241 10K_4
NBSWON# SW1 *SHORT_ PAD PWRLED# R230 10K_4
SKU_STRAP_1 SKU_STRAP_2 SKU_STRAP_3 13'' UMA 0 0 0
U:C2A
13'' DIS 0 0 1
D15
R382 R399 R401 14'' UMA 0 1 0 *LCP0G050M0R2R

10K_4 *10K_4 IV@10K_4 14'' DIS 0 1 1


+5V
Quanta Computer Inc.
15'' UMA 1 0 0 PROJECT : TE5
U:C2A 15'' DIS 1 0 1 Size Document Number Rev
RF_LED# R413 10K_4 1A
EC-NPCE791LA0DX
Date: Wednesday, January 05, 2011 Sheet 32 of 44
5 4 3 2 1
5 4 3 2 1

CN1

INT KeyBoard <KBC> 36


TP board <TPD> +5V

1
2
3
4
5
K_LED_P
MY16

MY17

K_LED_P
MY16

MY17
{32}

{32}
TPCLK_L
L11
*SHORT_6
CN7
33
6 MY2 +5V_TP
MY2 {32} 1
7 MY1 TPDATA_L TPCLK_L 1
MY1 {32} {32} TPCLK 2
8 MY0 TPDATA_L 2
MY0 {32} {32} TPDATA 3
9 MY4 3
MY4 {32} 4
C26 *220P/50V_4X MX7 10 MY3 4
MY3 {32} {32} TP_ON_OFF 5
C40 *220P/50V_4X MX2 11 MY5 C177 C168 C196 C179 5
D
MY5 {32} 6 D
C27 *220P/50V_4X MX3 12 MY14 6
13 MY14 {32} E@220P/50V_4X E@220P/50V_4X E@0.1U/16V_4Y C@10U/10V_8X
C41 *220P/50V_4X MX4 MY6 C481
14 MY6 {32}
MY7 E@220P/50V_4X 88513-064N
15 MY7 {32}
MY13
16 MY13 {32}
MY8
C28 *220P/50V_4X MX0 17 MY9
MY8 {32} U:E3A
C42 *220P/50V_4X MX5 18 MY10
MY9 {32} V:E3A U:C2A
C29 *220P/50V_4X MX6 19 MY11
MY10 {32} V:B2A
20 MY11 {32}
C43 *220P/50V_4X MX1 MY12
21 MY12 {32}
MY15
22 MY15 {32}
MX7
23 MX7 {32}
MX2
24 MX2 {32}
C24 *220P/50V_4X MY7 MX3
25 MX3 {32}
C38 *220P/50V_4X MY13 MX4
26 MX4 {32}
C25 *220P/50V_4X MY12 MX0
C39 *220P/50V_4X MY15 27
28
MX5
MX6
MX0
MX5
{32}
{32} Power board <PSW> K/B LED power <KBP> +5V
K/B_LED_DECT#
29 MX6 {32}
MX1
30 MX1 {32}
K_LED_P
31 CAPSLED C128 C127
32 CAPSLED {32}
C22 *220P/50V_4X MY3 CN6 **1000P/50V_4X **220P/50V_4X
C36 *220P/50V_4X MY5 33 NUMLED
34 NUMLED {32} 1
C23 *220P/50V_4X MY14 K/B_LED_DECT#
{10} K/B_LED_DECT# 2
C37 *220P/50V_4X MY6 CN2 KB_LED_DET#
3
35 1 +5V 4
{32} NBSWON# 2
91504-344N *KBP@88513-044N
C20 *220P/50V_4X MY2 3
C34 *220P/50V_4X MY1 C470 4
C21 *220P/50V_4X MY0 E@220P/50V_4X 88513-044N
C35 *220P/50V_4X MY4

KB_LED_ON#
C U:C2A C

+3VPCU
U:C2A V:B2A
C33 *100P/50V_4N MY17
U:C2A
RP1 V:B2A
10 1 *10KX8 MX7
MX1 9 2 MX2

3
C19 *100P/50V_4N MY16 MX6 8 3 MX3
MX5 7 4 MX4 KB_LED R57 *KBP@300_4 2
MX0 6 5 {32} KB_LED
Q9
(10mils)

1
C115 *KBP@MMBT2222A_600MA
+3V R1 150_4 K_LED_P
**KBP@1U/6.3V_4X

HOLE
CPU HDD&ODD
HOLE29 HOLE30 HOLE31 HOLE32 HOLE9 HOLE24 HOLE8 HOLE12 HOLE33
1

1
*h-tc315bc217d142p2 *h-tc315bc217d142p2 *h-tc315bc217d142p2 *h-tc315bc217d142p2
*H-C131D91P2 *H-C131D91P2 *H-C131D91P2 *H-C131D91P2 *H-TC276I150BC197D150P2
U:D2A
V:C2A
B B

MINI CARD MDC


HOLE5 HOLE4 HOLE23
HOLE15 HOLE18 HOLE16 HOLE17 7 6
7 6 7 6 7 6 7 6 8 5
8 5 8 5 8 5 8 5 9 4
9 4 9 4 9 4 9 4
1
2
3

1
1
2
3

1
2
3

1
2
3

1
2
3

*HG-C197D118P2 *H-TC276I150BC197D150P2 *H-TC276I150BC197D150P2


*HG-C236D157P2 *HG-C236D157P2 *HG-C236D157P2 *HG-C236D157P2
U:E3A C567 C483
V:E3A *E@330P/50V_4X E@330P/50V_4X

HOLE14
HOLE1 HOLE2 HOLE3 HOLE6 HOLE7 7 6
7 6 6 7 6 7 6 7 6 8 5
8 5 5 8 5 8 5 8 5 9 4
9 4 4 9 4 9 4 9 4
1
2
3
1
2
3

1
2
3

1
2
3

1
2
3

1
2
3

*HG-C276D98P2
*HG-C236D98P2 *HG-TE315X228D98P2 *HG-TE315X315D98P2 *HG-C315D98P2 *HG-C315D98P2
A A

HOLE10 HOLE13 HOLE19 HOLE20 HOLE21 HOLE22


7 6 7 6 7 6 7 6 7 6 7 6
8 5 8 5 8 5 8 5 8 5 8 5 Quanta Computer Inc.
9 4 9 4 9 4 9 4 9 4 9 4
PROJECT : TE5
1
2
3

1
2
3

1
2
3

1
2
3

1
2
3

1
2
3

Size Document Number Rev


1A
*HG-TSBSI138D98P2 *HG-C315D98P2 *HG-C315D98P2 *HG-C299D98P2 *HG-C299D98P2 *HG-C236D98P2
KB/TP&TP/PB/FL/LEB/MMB/B-CAS
Date: Wednesday, January 05, 2011 Sheet 33 of 44

5 4 3 2 1
5 4 3 2 1

LED <LED>

AC-IN
BATERRY RF LED
+5V

+5VPCU
R326 10K_4
+5VPCU

3
Q35
3

MMBT3906-7-F_200MA 2 -BATLED0 R321 2.2K_4 BAT_SAT0# RF_LED# R317 1.2K/F_4 3G_WIMAX_LED# LED5 1 2 12-21/S2C-AL1M2VY/2C
BAT_SAT0# {32} {32} RF_LED#
LED1 1 212-11/T3D-CP1Q2B12Y/2C R324 1K_4 2 ACIN
+5VPCU ACIN {32,35} 3 LED3
12-12/S2ST3D-C30/2C
U:D3A U:C2A
U:C2A Q33
V:D3A

1
DTC144EUBTL_30MA 1 -BATLED1 R322 1.2K/F_4 BAT_SAT1#
BAT_SAT1# {32}
D D

HDD/ODD

POWER
CARDREADER

+5VPCU
U:C2A
V:B2A
+5V LED4 2 1 12-11/T3D-CP1Q2B12Y/2C R325 1K_4 SATA_LED#_C HDDLED# Q31 MMBT3906-7-F_200MA
2 -PWRLED R319 2.2K_4 PWRLED#
PWRLED# {32}

3
3 LED2
12-12/S2ST3D-C30/2C U:C2A
+3V R314 10K_4
SATA_LED# {8}

3
1 SUSLED R320 1.2K/F_4 SUSLED_EC#
SUSLED_EC# {32} LED6 1 2 12-11/T3D-CP1Q2B12Y/2C R323 1K_4
{31} TP_XD_LED# +5V

U:D3A
V:D3A

ESD Protect
C FOR POWER LED FOR BATTERY LED FOR HDD/W-LAN LED FOR 3G/CARDREADER LED C

D19 D20 D21


D18
-PWRLED -BATLED1 3G_WIMAX_LED#
1 1 1 1

3 3 3 3
SUSLED -BATLED0 SATA_LED# TP_XD_LED#
2 2 2 2
*PJMBZ5V6 *PJMBZ5V6 *PJMBZ5V6 *PJMBZ5V6

EMI

+5V +5V +5V +5V +5V +5V VIN VIN +5VPCU

C94 C99 C103 C107 C110 C116 C143 C147 C492


*E@0.1U/10V_4X E@0.1U/10V_4X E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/25V_4X E@0.1U/25V_4X E@0.1U/10V_4X

+3V +3V +3V +3V +3V +VCORE_GFX +VCCSA +1.05V +1.05V

C161 C162 C166 C180 C187 C373 C388 C385 C386


*E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X

B B

+3V +3V +3V +3V +3V +5VPCU +1.5VSUS +1.5VSUS +1.5VSUS

C188 C200 C201 C208 C209 C391 C151 C153 C160


*E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X *E@0.1U/10V_4X E@220P/50V_4X E@220P/50V_4X *E@0.1U/10V_4X

V:B2A

+3V +3V +3V +3V +1.5VSUS +1.5VSUS +1.5VSUS +1.5VSUS

C568 C569 C570 C571 C527 C528 C565 C566


EEE@0.1U/10V_4X EEE@0.1U/10V_4X EEE@0.1U/10V_4X EEE@0.1U/10V_4X E@220P/50V_4X E@220P/50V_4X E@220P/50V_4X E@220P/50V_4X

+1.5V_GFX +1.5V_GFX +1.5V_GFX +1.5V_GFX

+5VPCU +5VPCU +5VPCU

C572 C573 C574


EEE@0.1U/10V_4X EEE@0.1U/10V_4X EEE@0.1U/10V_4X

+1.05V

A A

EMI PAD

PAD4 PAD2 PAD3 PAD1 PAD5

U:C2A Quanta Computer Inc.


1

V:B2A
*EMI-PAD *EMI-PAD *EMI-PAD *EMI-PAD *EMI-PAD
PROJECT : TE5
Size Document Number Rev
1A
LED/HOLE
Date: Wednesday, January 05, 2011 Sheet 34 of 44
5 4 3 2 1
5 4 3 2 1

PCN1

4 DC_JACK 1
PF1
F1206HA15V024TM
2 VA0
PL1
*short/UPB201209T-800Y-N

PL2
*short/UPB201209T-800Y-N
VA1 PD1

1
3 VA2 1
0.01_3720
PR1
R1
2 VA3 3
PQ1
AOD403
4
VIN

3
PQ2
AOD403
4
P1
BAT-V
2

*4.7U/25V_8X
3
SBR1045SP5-13
U:C2A

1
1
PC1
PC2 PC3 PR2 PC4
2 E@1U/25V_6X 0.1U/25V_4X 220K/F_4 E@1U/25V_6X PR3
PD2 33K_6
D
1 D
PR4 PR5

2
PD3 TVS_SMAJ20A 10/F_6 10/F_6
PC5 PR6
20277-044L SW1010CPT_100MA
U:C2A ( Near by sense R side) *2200P/50V_4X 10K_6
1 6

PR7 2 5

3
220K/F_4
3 4
PQ4
PR8 CSIN PQ3 2 2N7002K_300MA
{32} D/C#
82.5K/F_6 IMD2AT108
+3VPCU
CSIP
{32} AC SET_EC

1
VIN
10U/6.3V_8X

PR9
PC6

PR10 10K/F_4 PC7 1U/10V_4X


10K/F_4 1 2

10U/25V_8X

10U/25V_8X

E@1U/25V_6X
*2200P/50V_4X

*E@10U/25V_8X

*E@10U/25V_8X
*0.1U/25V_4X
PC8

PC9

PC10

PC11

PC71

PC76

PC77
PR11
( Near by IC side) PC12 4.7_6
0.1U/25V_4X PC13 1U/10V_4X
1 2 U:D3A
V:D3A
ACIN 10.10.05 EMI sol.

33
32
31
30
28

27

26

21
C C
{32,34} ACIN

5
+3VPCU
PC14 0.1U/25V_4X

CSSP

VDDP
NC
GND
GND
GND
GND

CSSN

VCC
PQ5
PR12 PC15
2.7_6 0.1U/50V_6X 4 AON7410
{32} MBDATA 11 25
VDDSMB BOOT
0.01_3720

3
2
1
{32} MBCLK 88731A_U_GATE
9 SDA UGATE 24 U:D3A PR13
U:C2A V:D3A
PU10 10 23 88731A_PHASE 1 2 BAT-V
*CM1213A-04SO SCL PHASE PL3

10U/25V_8X

10U/25V_8X
ID 1 6 MBDATA 3.3UH_7X7
CH1 CH4

*E@1U/25V_6X
13 20 88731A_L_GATE
ACOK LGATE

PC81

PC17

PC18
2 5 +3VPCU PQ6 PR14
VN VP PC16 E@2.2/F_6
TEMP_MBAT 3 4 MBCLK PR15 0.1U/25V_4X 19 4 AON7410
CH2 CH3 49.9/F_6 PU1 PGND PR16 PR17
DCIN 22 ISL88731CHRTZ-T 10/F_6 10/F_6
DCIN PC19
U:C2A

3
2
1
PR18 E@1000P/50V_4X
V:B2A 82.5K/F_6 3.2V 18
88731ACIN CSOP
2 ACIN ( Near by sense R side)
PC20
0.1U/25V_4X CSOP
PR19 3 ( Near by IC side)
22K/F_6 VREF CSON
+3VPCU CSON 17
B B
4 ICOMP
NC 16
PR20
*100K_4 PR21 5
PCN2 10K/F_4 NC
PF2 15 PR22 100_4 BAT-V
F1206HA15V024TM VBF
11 6 VCOMP
MBAT+ 1 2 BAT-V 29 (Please place this R near by battery pack side)
9 GND

GND
8

ICM
ID NC

NC
7 ID {32}
6 TEMP_MBAT_C
7

14

12
5 M-DATA
4 M-CLOCK PR23
3 2.21K/F_6
2 PC21 +3VPCU
1 PC23
10
2

PC22 47P/50V_4N
PR24 PR25 *1U/10V_4X PC25
BTJ-09HZ0B 100/F_4 PR26 0.01U/50V_4X PR27
1

100/F_4 ICMNT {32}


100K_4
47P/50V_4N MBDATA {32} PC24 100_4

10U/6.3V_8X
1K_4 0.01U/50V_4X PC26
MBCLK {32}
TEMP_MBAT {32}
1

PR28
1

PD4 PD5
A UDZSTE-175.6B UDZSTE-175.6B PC27 A
0.01U/50V_4X
2

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
CHARGER-ISL88731C 1A
Date: Wednesday, January 05, 2011 Sheet 35 of 44
5 4 3 2 1
5 4 3 2 1

MAIND

P2
MAIND {22,37,41} PR29 39K/F_4

{3} SYS_SHDN# VL
S5D
S5D {41} *0_4/S PR30

VIN VIN
PR31 PR32

10U/25V_8X

10U/25V_8X
*0_4/S *0_4/S VL

1
10.10.11 add

PC30

PC33
PC28 PC31
*0.1U/25V_4X PD12 *0.1U/25V_4X

2
D D

5V_EN

3V_EN
UDZSTE-175.6B f : 500k Hz
PC34

2
4.7U/10V_6X ESR : 17mΩ

1
U:C2A Total capacitor : 342uF
V:B2A

1U/16V_6X
PC36
0.1U/25V_4X
PC35 (Peak 11.921A, AVG 8.345A)
PC29 PR33 0.1U/50V_6X PC32
*2200P/50V_4X 10.10.11 add E@0.1U/25V_4X
150K/F_4 OCP:12.52~12.23A

PC37

5
PR139
REF +3VPCU
f : 400k Hz 0_4
PQ7
ESR : 17mΩ

1
PR142 4 AON7410
U:C2A

5
Total capacitor : 370 uF 10.10.20 change Value
147K/F_4 V:B2A

8
7
6
5
4
3
2
1
+5VPCU
(Peak 9.479A ,AVG 6.635A) PQ8
U:C2A U:C2A
V:B2A

LDOREFIN
LDO
VIN
NC
ONLDO
VCC
TON
REF

3
2
1
AON7410 10.10.14 change net Name 10.10.19 change Value PL4
OCP:10.25A 10.10.20 change Value
4
PR34
U:C2A 1.5UH_7X7
+5VPCU 9 32 REFIN2 300K/F_6
U:C2A BYP REFIN2

5
PR35 255K/F_6 10 31 10.10.05 delete JP

1
2
3
PL5 OUT1 ILIM2
11 FB1 OUT2 30
12 PU2 29 SKIP PR36 *6.8K/F_4
1.5UH_7X7 DDPWRGD_R 13 ILIM1 PM6686TR SKIP# DDPWRGD_R PQ9 PR37

*10U/6.3V_8X
28 +
PGOOD1 PGOOD2

PC39
5V_EN 14 27 3V_EN 4 *2.2/F_6
10.10.05 delete JP PR38 PR39 5V_DH EN1 EN2 3V_DH AON7702 PC38
15 DH1 DH2 26
C 5V_LX 16 25 3V_LX C
*15.8K/F_4 *2.2/F_6 PQ10 LX1 LX2 PC42
37

3
2
1
AON7702 5V_DL PAD 10.10.20 change Value
*10U/6.3V_8X

+ 4 36 PAD U:C2A

PGND
PVCC
PC40

*1000P/50V_4X

BST1

BST2
GND
PAD
PAD
PAD

DL1

DL2
PC41 PC45 PC43

NC
0.1U/50V_6X 0.1U/50V_6X RDSon=14m ohm

REFIN2
1
2
3

PR40 PC44 PR41

35
34
33

17
18
19
20
21
22
23
24
0_4 *1000P/50V_4X PR43 1/F_6 PR42
1/F_6 1 2 *10K/F_4
1 2 3V_DL 330U/6.3V_105CS_E17f
RDSon=14m ohm
10.10.13

330U/6.3V_105CS_E17f
VL
PR44 *0_6/S
U:C2A
PC47
2 0.1U/50V_6X PC46
U:E3A
10.10.13 PD6 1U/16V_6X
BAV99W-7-F 3 +3VPCU
U:C2A
1
0.1U/25V_4X
PC48

2 U:C2A
PR45
3
*100K_4
PC49
1 PD7 0.1U/50V_6X
PR46
BAV99W-7-F
+15V_ALWP DDPWRGD_R
B +15V SYS_HWPG {7,32} B
0.1U/25V_4X
PC50

22_8

+3VPCU
+5VPCU
+5VPCU

+3VPCU

1
2
5
6
S5D 3 PQ11
1
2
5
6

1
2
5
6
AO6402A
1
2
5
6

MAIND 3 PQ13 MAIND 3 PQ14


S5D 3 PQ12 AO6402A 4 AO6402A
AO6402A
4

4
4

+3V_S5 +3V

(Peak 0.35A, AVG 0.25A) (Peak 6A, AVG 4.2A)


A A

+5V_S5 +5V

(Peak 1A, AVG 0.7A) (Peak 3.5A, AVG 2.4A)

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
System 3V/5V(RT8210B) 1A
Date: Wednesday, January 05, 2011 Sheet 36 of 44
5 4 3 2 1
5 4 3 2 1

(Peak 0.5A, AVG 0.35A)


PC51 10U/10V_8X

PR47
PC52
P3
0.1U/50V_6X
D +SMDDR_VTERM VIN D

2.2/F_6 1.5SUS_HG

10U/25V_8X

10U/25V_8X
PC53
10U/10V_8X 1.5SUS_PHASE

PC56

PC57
PC54
1.5SUS_LG *0.1U/25V_4X
U:D3A

5
PQ15
V:D3A

25

24

23

22

21

20

19
4 RMW130N03FUBTB
PC55

GND

VLDOIN

DRVH
VTT

VBST

LL

DRVL
PL6 *2200P/50V_4X

1
2
3
1.5UH_10X10 +1.5VSUS
1 VTTGND PGND 18

5
2 VTTSNS CS_GND 17
PR48
PR49 +
3 RT8207LGQW 16 4 4 E@2.2/F_6 10.10.05 delete JP
GND CS PC60
PU3 9.76K/F_4
U:E3A U:C2A

1
2
3

1
2
3
4 15 10.10.14 stuff
MODE V5IN +5VPCU
(Peak 0.1A, AVG 0.07A) PQ16 PQ35 PC61
PR50 5.1/F_6 RMW200N03FUBTB *RMW200N03FUBTB
C 5 14 E@1000P/50V_4X PC58 PC59 C
+SMDDR_VREF VTTREF V5FILT *0.1U/25V_4X

1
10.10.20 stuff for EMI sol. 10U/10V_8X
VDDQSNS

VDDQSET

+5VPCU 6 13 PC63 PC64 390U/2.5V_105CS_E10f


COMP PGOOD 1U/10V_4X 1U/10V_4X
U:C2A

2
RDSon=5.6m ohm
NC

NC
S3

S5

PC62 PR51 *100K_4 +3VPCU


0.033U/50V_6X
7

10

11

12
FOR DDR III
HWPG_1.5V {32}
OCP:21.80~21.69A
PR52 For RT8207A 400KHZ (Peak 21.730A, AVG 15.211A)
VIN
620K/F_4
ESR : 10mΩ
S5_1.5V PR53 *0_4/S
SUSON {32}
f : 400k Hz
PR54 *0_4/S
S3_1.5V {22}
Be careful to this two net name.

PC65 PR55
Vout = (R1/R2) X 0.75 + 0.75
*33P/50V_4N 10.2K/F_4
B R1 B
U:E3A

+1.5VSUS
PR57
PR56 10K/F_4
*0_6/S
R2

+5VPCU +3VPCU

1
2
5
6
MAIND 3 PQ17
PR6020
U:C2A {22,36,41} MAIND AO6402A
*U3@100K_4

4
PU6003
U3@G9661-25ADJF12U
Vout =0.8(1+PR1/PR2)
PC6040 U3@0.1U/25V_6X 4 (Peak 1.2A, AVG 0.7A)
VPP PGOOD 1
PR6019 *0_4/S 2 6
{32} SUSON VEN VO +1.05VSUS
U:E3A 3
+3VPCU
8
VIN PR6021
U:C2A +1.5V
GND
ADJ

A 9 5 U3@31.6K/F_4 (Peak 0.16A, AVG 0.11A) A


GND NC
U:C2A PC6041 PC6042 PC6044 PC6046
R1
7

U3@10U/10V_8X U3@0.1U/10V_4X U3@1U/6.3V_4X U3@10U/10V_8X

PR6022
Quanta Computer Inc.
U3@100K/F_4
PROJECT :TE5
Size Document Number Rev
R2 1A
DDR 1.5V(RT8207L)/1.05VSUS
Date: Wednesday, January 05, 2011 Sheet 37 of 44
5 4 3 2 1
5 4 3 2 1

+3VPCU

PR218
10K_4 Total capacitor : 660uF
P4
D F: 320k Hz D

PR173 (Peak 18.098A , AVG 12.669A)


PR214
+5VPCU VIN
10/F_6
*360K/F_4 OCP:17.92~17.84.A

*2200P/50V_4X
RT8240BVCC

RT8240BTON
1
PC207

10U/25V_8X

10U/25V_8X
*0.1U/25V_4X
5
1U/10V_4X
+3VPCU +1.05V

PC72

PC73

PC74

PC75
2
10.10.19 change Value 4

PR217 PQ18

11
U:C2A PR62 PC79

1
2
3
5
PU11 RMW130N03FUBTB
10K_4
3 RT8240BDH
U:C2A

VCC

G0
PR216 UGATE
10 10.10.14 change Value
CS RT8240BBST_1 2.2_6 0.1U/50V_6X +VTT
88.7K/F_4 BOOST 4 U:C2A
9 RT8240BGQW PL7
{39,41} HWPG_VTT PGOOD
2 RT8240BLX
PHASE 2.2UH_10X10
C 8 EN
C
1 RT8240BDL
LGATE

RGND

5
PR70
U:E3A

GND
PR222 13

FB
PAD

1
*0_4/S PQ19 E@2.2/F_6
4 + PC208 PC136 10.10.05 delete JP
{32,42} GFX_MAINON

12

2
PC80

1
2
3
RMW200N03FUBTB PC78
PR213 E@1000P/50V_4X

RT8240BFB
*0_4
PR211 10.10.20 stuff for EMI sol.
{22,32,41} MAINON
PC209
+5VPCU
PC213 PR209
U:C2A 390U/2.5V_105CS_E10f 0.01U/50V_6X 10U/6.3V_8X
*0_4
0.1U/25V_4X
*100P/50V_4N 100_4
PR220
PR174 0_4 VCCP_SENSE {5}
B B
0_4
R1
PR212 0_4

PR221

*10K/F_4
VSSP_SENSE {5}
R2
PR215
*0_4

U:D3A U:C2A
V:D3A 10.10.11 change solution

VOUT=(1+R1/R2)*0.5

A A

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
+VTT /+1.05V(RT8238A) 1A

Date: Wednesday, January 05, 2011 Sheet 38 of 44


5 4 3 2 1
1 2 3 4 5

{32} HWPG_VCCSA
P5
+5VPCU
A A

VCCSA_VID1 {5}

PR77
PC82
2K/F_4

1U/10V_4X
HWPG_VTT {38,41}
PC83

0.22U/25V_6X

18

17

16

15

14

13
PC84

PGOOD

EN
V5DRV

V5FILT

VID1

VID0
0.1U/50V_6X
19 PGND BST 12

20 11
+VCCSA
PGND SW
Thermal Design current:4.2A
B
PC85 PC87
U:D3A B

PC86
21 PGND TPS51461RGER SW 10 V:D3A Peak current:6A
10U/6.3V_8X 0.1U/50V_6X PU6 PL8
10U/6.3V_8X 22 9 +VCCSA
VIN SW
0.47UH_7X7
U:D3A 23 VIN SW 8

22U/6.3V_8X

22U/6.3V_8X

22U/6.3V_8X

*22U/6.3V_8X
V:D3A

PC88

PC89

PC90

PC91
24 7 PR78
VIN SW
COMP

MODE
SLEW

VOUT
VREF

100_4
1GND

6
+5VPCU
PR79 *0_4
U:C2A PC92 PR80 0_4 VCCSA_VCCSSENSE {5}
0.22U/25V_6X

10.10.11 delete JP

PR81
0_4 PC93
0.01U/50V_4X
C C

PR82
+VCCSA VCCSA_VID1
5.1K/F_4
0.8V High

0.9V Low
U:C2A

D D

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
+VCCSA ISL95870A)
Date: Wednesday, January 05, 2011 Sheet 39 of 44
1 2 3 4 5
5 4 3 2 1

P6
VIN

+5VPCU

ISUMNG
PR155 PR152
D D
2.2/F_6
PR160
2.2/F_4 294K/F_4

+5VPCU

40

39

38

37

36
1
PC158

VWG

COMPG

FBG

RTNG

ISUMPG

ISUMNG
1

0.22U/25V_6X
PR162 PC160 20 34
*0_4/S 1U/10V_4X VIN BOOTG
2

19 33 +5VPCU
VDD UGATEG
26 32
VCCP PHASEG
6 31
VR_ON LGATEG
1

PR249
PR165
100K/F_4

PC159 2 0_6
1U/10V_4X PGOODG
2

7 PU9 21 BOOT_1 PR166 2.2_6


PGOOD ISL95835HRTZ-T BOOT1 BOOT_1
+3VPCU PC161 43P/50V_4N 22 UGATE_1
PR167 *0_4 UGATE1 PC162 0.22U/25V_6X

ISUMNG
{32} VRON {3,32} H_PROCHOT# 2 1 VIN
23 PHASE_1
PHASE1

10U/25V_8X

10U/25V_8X
*2200P/50V_4X
*0.1U/25V_4X
PR168 0_4
{7,32} MPWROK

1
+VTT PR169 130/F_4 8 24 LGATE_1 PQ41
VR_HOT# LGATE1

PC165

PC163

PC166

PC167
*1.91K/F_4

+
PR171

3 PC164
{5} VR_SVID_DATA SDA 100U/25V_105CE_f

2
4 UGATE_1 4
{5} VR_SVID_ALERT# ALERT#
5 30 BOOT_2
{7,32} HWPG_VAXG U:C2A

1
2
3
{5} VR_SVID_CLK SCLK BOOT2 +5VPCU RMW130N03FUBTB
PR175 54.9/F_4 29 UGATE_2 0.36UH_10X10-O
{3,7} DELAY_VR_PWRGOOD +VTT UGATE2 PHASE_1 1 2 +VCC_CORE
35 28 PHASE_2
PR172 1.91K/F_4 NTCG PHASE2 PL12
+3V_S5

4
9 27 LGATE_2 PR176 Max. DCR=1.05m (Peak 53A ,AVG 53A)
NTC LGATE2

5
0_6 PR177
NTC_470K_4

27.4K/F_4

C C
PR251
PR178

PR179

2.2/F_6
LGATE_1 LGATE_1_R 4
PC170 1000P/50V_4X
10 25 VR_PWM3 PQ42

1
2
3
VW PWM3 0_6 PC171
PR180 8.06K/F_4 11 10.10.20 stuff for EMI sol.
COMP

ISEN3/FB2
3.83K/F_4

PR182 1000P/50V_4X
U:C2A U:C2A
PR181

20.5K_4 12 41 V:B2A

ISUMN

ISUMP
FB PAD

ISEN2

ISEN1
RTN
TPCA8055-H
V:D3A PR183 3.65K/F_6
U:D3A 16 VSUM+

13

14

15

17

18
PC172
33P/50V_4N PR184 3.16K/F_4
U:C2A PR185 10K/F_6
NTC near the Vcore HS-FET 10.10.14 change Value ISEN_1 PR188
*10K/F_4

*330P/50V_4X
2 1 VSUM- ISEN_2

PC175

1.47K/F_4
PC173 PR186 2 1

0.22U/10V_4X

PR195 11K/F_4
*0.22U/10V_4X
680P/50V_4X 267K/F_4 PR191 PR192 PR187 1/F_6

PC176

PC177

0.1U/25V_4X
PC174 887/F_4 2.61K/F_4 VSUM+ PR196 2.2_6

PC178
1000P/50V_4X VSUM- BOOT_2
VIN

0.1U/50V_6X
PR193

10U/25V_8X

10U/25V_8X
*2200P/50V_4X
*0.1U/25V_4X
2K/F_4 0.22U/25V_6X

1
PR194

PC180
2 1 *100/F_4
PR197

PC182

PC183

PC184

PC185
+
1

PC179 PR199 PC181 PQ44 PC186

5
PC187 NTC_10K_6 100U/25V_105CE_f
V:D3A V:D3A

2
470P/50V_4X 10P/50V_4N
U:D3A U:D3A U:C2A
2

330P/50V_4X

UGATE_2 4
PC189

PC188 330P/50V_4X 10.10.13 NTC Place near the Vcore O/P L


RMW130N03FUBTB 0.36UH_10X10-O
U:C2A

1
2
3
{5} VCC_SENSE PHASE_2 1 2 +VCC_CORE
VSS_SENSE
{5} VSS_SENSE

5
PC191 0.22U/25V_6X PL13

4
ISEN_1 Max. DCR=1.05m
PR252
PC190 1000P/50V_4X PR200
PC193 0.22U/25V_6X LGATE_2 LGATE_2_R 4
ISEN_2 VSUM- 2.2/F_6
B B
PQ45

1
2
3
0_6 PC168 2 1
+ + PC268

330U/2V_7343P_E9c
PC195
U:C2A 10.10.20 stuff for EMI sol. PFA1212200D108MCBC
V:B2A 1000P/50V_4X 3 4
TPCA8055-H
U:C2A
U:D2A
PR201 3.65K/F_6
V:C2A
VSUM+

PR202 10K/F_6
ISEN_2
PR204
PR203 1/F_6 *10K/F_4
VSUM- ISEN_1

A A

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
+VCC_CORE (ISL95831)
Date: Wednesday, January 05, 2011 Sheet 40 of 44
5 4 3 2 1
5 4 3 2 1

+3VPCU

PR87
+5VPCU *100K_4

PU7
G9661-25ADJF12U
PC94 0.1U/25V_4X 4 +VCCSA
{22,32,38} MAINON VPP PGOOD 1 HWPG_1.8V {32} VIN
D
2 PR88 1
U:E3A2 6
D
VEN VO +1.8V
*0_4/S
+3VPCU 3 (Peak 1.45A, AVG 1A) PR90
VIN

10U/6.3V_8X
8 PR89 *22_8
GND

ADJ

PC95
9 GND NC 5 *1M/F_6

10U/6.3V_8X
PC96

7
PC97 PC98 PR91
R1

3
0.1U/25V_4X *0.1U/25V_4X

3
12.7K/F_4

2 PR92 2
{38,39} HWPG_VTT *1M/F_6
PR93
PQ22 PQ23
Vout =0.8(1+R1/R2) 10K/F_4

1
R2

1
PR94 *2N7002K_300MA
*100K_4

*DTC144EUBTL_30MA

C C
VIN +3V_S5 +5V_S5 +15V

PR95 PR96 PR97 PR98


1M/F_6 *22_8 22_8 1M/F_6

S5D
S5D {36}
3

3
{32} S5_ON 2
2 2 2
PC99
PQ24 PR99
1

1M/F_6 PQ25 PQ26 PQ27


PR100
1

1
100K_4 2200P/50V_4X

DTC144EUBTL_30MA *2N7002K_300MA 2N7002K_300MA 2N7002K_300MA

B U:D3A B
V:D3A
VIN +3V +5V +1.5V +15V

PR101 PR102 PR103 PR104 PR105


1M/F_6 22_8 22_8 *22_8 1M/F_6

MAINON_ON_G MAIND {22,36,37}


3

3
3

PQ32
PR106
2 1M/F_6 2 2 2 2
{22,32,38} MAINON PC100
2200P/50V_4X
PQ28 PQ29 PQ30 PQ31
1

PR107
100K_4

DTC144EUBTL_30MA 2N7002K_300MA
A 2N7002K_300MA 2N7002K_300MA *2N7002K_300MA A

U:D3A
V:D3A
{22} MAINON_ON_G
Quanta Computer Inc.
PROJECT :TE5
Size Document Number Rev
1A
Discharge
Date: Wednesday, January 05, 2011 Sheet 41 of 44
5 4 3 2 1
1 2 3 4 5

PC112
2

1U/10V_4X
1
PR126

2.2/F_6
+5VPCU

PR115
P8-VGA
2.2/F_6

VIN

OCP:25A

10U/25V_8X

10U/25V_8X
PC104 (Peak 21A )

PC110

PC116
20
*0.1U/25V_4X

1
PC115 Total capacitor : 660 uF
4.7U/10V_6X +3VPCU

PVCC
LGATE
A A
4 ESR : 4.5mΩ
PR116 PQ37 PC103
ISL95870A_AGND

10K/F_4
2 19 *2200P/50V_4X f : 300k Hz

1
2
3
PGND VCC

PR125
*0_8/S RMW130N03FUBTB
ISL95870A_AGND U:E3A PR122 PC107
3 18 V:B2A
GND BOOT
2.2/F_6 0.1U/50V_6X Max. DCR=1.2m
4 17 V:B2A
RTN UGATE
PL9 0.56UH_10X10-O
GFX_CORE_CNTRL1 5 16 1 2 +VCORE_GFX
{18} GFX_CORE_CNTRL1 VID1 PHASE
PU8
PR132
U:E3A

4
GFX_CORE_CNTRL0 6 15
{18} GFX_CORE_CNTRL0 VID0 EN GFX_MAINON {32,38}
ISL95870AHRUZ-T 10/09/28 PW PC114
10/09/28 PW *0_4/S PR133 +

330U/2V_7343P_E9c
7 14 GFX_VCORE_PG PC109 PC113 PC105 10.10.05 delete JP
SREF PGOOD

5
*2.2/F_6 + +

330U/2V_7343P_E9c

*330U/2V_7343P_E9c
R1 *0.1U/50V_6X
+3VPCU 8 13 ISL95870A_AGND
PR117 SET0 FSEL
4
VGA_P@22.6K/F_4 PQ38 PC102

*0.1U/50V_6X
9 12
Need to consider DOS mode

1
2
3
SET1 VO

PC108
TPCA8055-H

OCSET
R5 PR131 R7 PR121

0.022U/16V_4X
GB2/2b@10K_4 GB1/2b@10K_4 R4 +VCORE_GFX

FB
R2 VIN

PC106
PR114

10

11
GFX_CORE_CNTRL0 GFX_CORE_CNTRL1 PR124 VGA_P@750K/F_4 10.10.14 no stuff
Default N12M-GE N12P-LP N12P-GV VGA_P@0_4 *1000P/50V_4X
PR135
U:C2A PR137 PR138
V:B2A

95870A_FB
PR131 R5 NC 10K CS31002JB28 10K CS31002JB28 PR113 PR134 1M/F_6 22_8
R6 GB1@10K_4 R8 GB2@10K_4 Roc
PR113 R6 10K CS31002JB28 NC NC R3 7.5K/F_4

PR121 R7 10K CS31002JB28 NC 10K CS31002JB28 PR119 Rofs PC111 PR120


VGA_P@243K/F_4 10/F_6 PR130
PR128

3
PR134 R8 NC 10K CS31002JB28 NC 10/F_6
Csen 0.1U/25V_4X
GFX_MAINON 2
VGA_P@3.24K/F_4 2
B PR127 B
ISL95870A_AGND
V:B2A PR141 PQ50

1
PQ51 1M/F_6 2N7002K_300MA
GFX_CORE_CNTRL1 GFX_CORE_CNTRL0 N12M-GE N12P-LP N12P-GV 7.5K/F_4 PR140

1
*100K_4
10/09/28 PW
LOW LOW 1.0V 0.925V 1.025V
LOW HIGH 1.0V 0.90V Default 1.0V Rofs
DTC144EUBTL_30MA
HIGH LOW 1.0V Default 0.9V 1.0V PR129
VGA_P@3.24K/F_4
HIGH HIGH 0.85V 0.825V 0.85V Default

Rfb
PR123 VGA_P@2.1K/F_4 GPUCORE_VCCSSENSE
GPUCORE_VCCSSENSE {15}

Rfb
N12M-GE N12P-LP N12P-GV PR118 VGA_P@2.1K/F_4 GPUCORE_VSSSENSE
GPUCORE_VSSSENSE {15}
R1 PR117 47.5K/F_4 CS34752FB14 22.6K/F_4 CS32262FB15 34.8K/F_4 CS33482FB22
R2 PR124 0_4 CS00002JB38 0_4 CS00002JB38 0_4 CS00002JB38
10/09/28 PW
R3 CS42702JB10 CS42432FB02 CS42002FB12 +1.05V +1.05V_GFX
PR119 270K/F_4 243K/F_4 200K/F_4 +1.5VSUS
R4 PR114 1M/F_4 CS51002FB11 750K/F_4 CS47502FB14 1M/F_4 CS51002FB11
RfbPR118,PR123 2.32K/F_4 CS22322FB01 2.10K/F_4 CS22102FB12 2.32K/F_4 CS22322FB01
RofsPR128,PR129 3.3K/F_4 CS23302FB12 3.24K/F_4 CS23242FB17 3.3K/F_4 CS23302FB12
PR64 PR63

5
PQ48 *0_8/S *0_8/S
10/09/28 PW
U:E3A if +1.05V connect to +1.05V_GFX, can uninstall
GFXPG_1.5V_EN_D 4
+3VPCU +1.5VSUS

C VEN need more than 1.6V +5VPCU C

3
2
1
AON7202 (Peak 3.83A)

2
PR60 PR59 PC201 +3VPCU
*0_4/S U:D3A PR65 PR66 *0.1U/25V_6X
GFX_VCORE_PG
*100K_4 V:D3A PC199
U:E3A *0_8 *0_8

1
PC68 PU4 *10U/6.3V_8X
0.1U/50V_6X G9661-25ADJF12U
V:C2A PQ47
PQ70
4 1 GFX_PG (Peak 6.08A)
V:B2A 1 PR205
*DTC144EUBTL_30MA VPP PGOOD GFX_PG {32}
2 5 *100K_4
PU13
+5VPCU 3 1 2 6 +1.8V_GFX +1.5V_GFX 3
VEN VO *AON7410 *RT9046GE
+3VPCU 3
VIN (Peak 0.460A ,AVG 0.322A) Rg 5
DRV PGD
4
8 PR206

4
GND
ADJ

9 5 PC117 *110K/F_4
PR136 GND NC PR61 *10U/6.3V_8X PC200 PC198 1 GFX_MAINON {32,38}
2

*10K_4 PC70 43.2K/F_6 PC66 *10U/6.3V_8X *10U/6.3V_8X EN


3
7

10U/10V_8X 10U/10V_8X FB +5VPCU


V:B2A

GND
+1.5V_GFX 6
VCC

Rh PR208 PR207

2
PC69 PC67 *100K/F_4 *100/F_6
0.1U/50V_6X *0.1U/50V_6X PC197
PR58 PC196 *0.1U/25V_6X

1
Vout =0.8(1+R1/R2) =1.8V 34K/F_6
*0.033U/50V_6X

Vout1 = (1+Rg/Rh)*0.5

+15V
+3VPCU change to +3V
+1.5V_GFX +3V +3V_GFX
VIN
+5VPCU change to +5V
PR112 PR111 PR108 Power On Sequence
1M/F_6 22_8 1M/F_6
1. +3V_GFX connect +3V
GFXPG_1.5V_EN_D 2. +1.05V_GFX connect +1.05V
D D
3. GFX_Mainon Enable +VCORE_GFX
3

GFX_VCORE_PG 2
2
4. GFX_VCORE_PG Enable(Delay) +1.5V_GFX
PR110 PQ36
2
5. +1.5V_GFX Enable +1.8V_GFX
1

PQ34 1M/F_6 PQ33 PC101


PR109 2200P/50V_4X 6. GFX_V18_PG connect GFX_PG
1

*100K_4
1

DTC144EUBTL_30MA
2N7002K_300MA Power Off Sequence Quanta Computer Inc.
2N7002K_300MA
compare +VCC3_GFX with +V1.8_GFX PROJECT : TE5
Size Document Number Rev
GPU 1A
Date: Wednesday, January 05, 2011 Sheet 42 of 44
1 2 3 4 5
5 4 3 2 1

7
TPS51461
+VCCSA +-5%
HWPG_VTT 43
(Peak 6.000A ,AVG 4.200A) OCP 11A
P.39
+VCCSA +-5%
7
HWPG_VTT
+5V_S5 +-5% TPS51461
(Peak 6.000A ,AVG 4.200A) OCP 11A
+5VPCU +-5% 8 S5D P.39
AC/DC Insert enable AO6402A Inrush ?A
D D
(Peak 0.001A ,AVG 0.001A)
P.36
(Peak 9.479A ,AVG 6.635A) OCP 10.25A +5V_S5 +-5%
+5VPCU +-5% 8 S5D
+5V +-5% +1.05VSUS +-5% AC/DC Insert enable AO6402A Inrush ?A
(Peak 0.001A ,AVG 0.001A)
2 9 MAIND 13 SUSON P.36
Inrush ?A Inrush ?A (Peak 9.479A ,AVG 6.635A) OCP 10.25A
PM6686 AO6402A G9661
(Peak 3.920A ,AVG 2.744A) (Peak 0.253A ,AVG 0.265A)
Power Tree Table (DIS) P.36 AC/DC Insert enable P.36 P.37
+5V +-5% +1.05VSUS +-5%
+3VPCU +-5% 2 9 MAIND 13 SUSON
(Peak 11.921A, AVG 8.345A) PM6686 AO6402A Inrush ?A G9661 Inrush ?A
1 OCP 11.65A +3V_S5 +-5% (Peak 3.920A ,AVG 2.744A) (Peak 0.253A ,AVG 0.265A)
AC System 14 S5D Power Tree Table (UMA) P.36 AC/DC Insert enable P.36 P.37
+SMDDR_VTERM AO6402A Inrush ?A +3VPCU +-5%
Charger SUSON enable +1.5V +-5% P.36 (Peak 3.685A ,AVG 2.580A)
(Peak 10.241A, AVG 7.169A) OCP 11.65A
ISL88731 10 MAIND 1 +3V_S5 +-5%
Inrush ?A 14
DC P.35 AO6402A AC System S5D Inrush ?A
3 +SMDDR_VREF (Peak 0.500A ,AVG 0.350A) +SMDDR_VTERM AO6402A
RT8207 SUSON enable P.37 15 +3V +-5% Charger SUSON enable +1.5V +-5% P.36 (Peak 3.685A ,AVG 2.580A)
MAIND Inrush ?A
AO6402A ISL88731 10 MAIND
P.37 (Peak 6.428A ,AVG 4.500A) Inrush ?A
+1.5VSUS +-3% +1.5V_GFX +-5% P.36 DC P.35 3 +SMDDR_VREF AO6402A
(Peak 0.500A ,AVG 0.350A)
11 GFXPG_1.5V_EN_D P.37 +3V +-5%
C SUSON enable Inrush ?A RT8207 SUSON enable 15 C
AO7410 MAIND Inrush ?A
(Peak 21.730A, AVG 15.211A) OCP 23A P.42 (Peak 5.670A ,AVG 3.969A) +1.8V +-5% P.37 AO6402A
Inrush ?A (Peak 6.428A ,AVG 4.500A)
16 MAINON P.36
+1.5VSUS +-3%
G9661
+5V +-5% P.41 (Peak 1.450A ,AVG 1.015A) SUSON enable
4 (Peak 16.060A, AVG 11.242A) OCP 23A +1.8V +-5%
+VTT +-2% +1.05V +-3% 12 GFX_MAINON Inrush ?A
RT8240 Inrush ?A 16 MAINON
P.38 GFX_MAINON enable RT9046 +1.8V_GFX +-5% G9661
(Peak 3.830A ,AVG 2.681A)
(Peak 18.098A , AVG 12.669A) OCP 20A P.42 Inrush ?A (Peak 1.450A ,AVG 1.015A)
17 MAINON P.41
4
G9661 RT8240 +VTT +-2% +1.05V +-3%
(Peak 0.300A ,AVG 0.210A)
P.42 GFX_MAINON enable
P.38
+VCC_CORE +-2% (Peak 14.268A , AVG 9.988A) OCP 20A
VRON enable
5
(Peak 53A ,AVG 53A) OCP 58A
ISL95835 +VCC_CORE +-2%
VRON enable
P.40 5
(Peak 53A ,AVG 53A) OCP 58A
ISL95835
B
+VAXG +-2% B
P.40 VRON enable
+VCORE_GFX +-5%
(Peak 33A ,AVG 23.1A) OCP 36A
6 GFX_MAINON enable
ISL95870A
(Peak 21.220A ,AVG 14.854A) OCP 20A
P.42

Power Distribution List

Power Distribution

A A

Quanta Computer Inc.


PROJECT : TE5
Size Document Number Rev
1A
POWER TREE TABLE
Date: Wednesday, January 05, 2011 Sheet 43 of 44
5 4 3 2 1
5 4 3 2 1

MODEL TE5
Model REV CHANGE LIST PAGE FROM To

1 1A
PAGE 3: (UMA)--R52 change to 25.5/F_4 2 1A
1A PAGE 5: (UMA)--C183,C190,C195 change to 10U/6.3V_8X 3 1A
TE5 MB PAGE 7: (UMA)--R224,R197 change to NC 4 1A
PAGE 9: (UMA)--PCIE_CLK_USB30_REQ#, R138 pull up to +3V_S5 5 1A
D
PAGE 9: (UMA)--PCIE_CLK_MINI_REQ#, R237 pull up to +3V 6 1A D
PAGE 9: (UMA)--R199 NC 7 1A
PAGE 9: (UMA)--Q30, Q62 NC 8 1A
PAGE 10: (UMA)--add TP31 9 1A
PAGE 10: (UMA)--change Board ID9 strap Function name 10 1A
PAGE 11: (UMA)--C252 change to 10U/6.3V_8X 11 1A
PAGE 11: (UMA)--Net +1.05V change to +VTT 12 1A
PAGE 11: (UMA)--R117,R182,R114 change to 10K_4 13 1A
PAGE 12: (UMA)--R190,R194,R110 change to 10K_4 14 1A
PAGE 23: (UMA)--C978 NC 15 1A
PAGE 23: (UMA)--R66,R412,R154,Q45 change Function code to HM@ and delete discrete HDMI-HPD reference 16 1A
PAGE 24: (UMA)--add D7 17 1A
PAGE 25: (UMA)--add R201,R7,Q10 18 1A
PAGE 27: (UMA)--USB3.0 change to NEC solution 19 1A
PAGE 30: (UMA)--C97,C92,C106 change to 1U/10V_6Y 20 1A
PAGE 31: (UMA)--CN21 Foot-print change to 3in1-cm35-5-21p 21 1A
PAGE 32: (UMA)--3ND_MBCLK,3ND_MBDATA R269,R270 pull up to +3V 22 1A
PAGE 32: (UMA)--add 13MS,14MS,15MS Strap pin SKU_STRAP_1,SKU_STRAP_2,SKU_STRAP_3 23 1A
PAGE 33: (UMA)--add PR1 24 1A
C PAGE 34: (UMA)--LED1,LED4,LED5,LED6 change symbol and Foot-print 25 1A C

PAGE 16: (VGA)--add R3712 26 1A


PAGE 19: (VGA)--R3711 change to 47U/6.3V_1206X 27 1A
PAGE 25: (ALL)--Net name PCIE_CLK_3G_REQ# change to PCIE_CLK_3G_REQ#_C 28 1A
PAGE 22: (ALL)--add R65 29 1A
PAGE 37: (ALL)--PC60 change to CC7390JMZ02 30 1A
PAGE 18: (VGA)--add R3601, R3575
PAGE 24: (UMA)--CN4 Value change to 87213-2000G
PAGE 22: (ALL)--add R102
PAGE 33: (ALL)--Remove K/B LED power circuit

2A PAGE 15: (VGA)--delete R3535,R3547


PAGE 22: (ALL)--add R31
PAGE 22: (ALL)--add R102
PAGE 40: (ALL)--add PC168
PAGE 32: (ALL)--13MS,14MS,15MS Strap pull up voltage change to +3VPCU
PAGE 34: (ALL)--add R213
PAGE 42: (VGA)--add PQ49
B B

A A

PROJECT MODEL : TE5 APPROVED BY: Andy Wang DATE: 2010/10/01 Quanta Computer Inc.
DOC NO. 204 PROJECT : TE5
PART NUMBER: DRAWING BY: Andy Wang REVISON: 1A Size Document Number Rev
1A
Change list
Date: Wednesday, January 05, 2011 Sheet 31 of 35
5 4 3 2 1
5 4 3 2 1

MODEL TE5
Model REV CHANGE LIST PAGE FROM To

1 1A
PAGE 35: (COM)--add PC76 and PC77 for EMI Sol. (101005) 2 1A
1A PAGE 35~42: (COM)--delete PJP1 , PJP2 , PJP3 , PJP14 , PJP6 , PJP9 (101005) 3 1A
TE5 MB PAGE 38: (COM)--PC212 change to 0.1U/25V_6X (101005) 4 1A
PAGE 38: (COM)--PC216 change to 1.74K/F_4 (101005) 5 1A
D
PAGE 40: (COM)--PC153 and PC154 change to 330U/2V_7343P_E9C (101005) 6 1A D
PAGE 36: (COM)--add PD12 , PR142 , PR139 (101011) 7 1A
PAGE 38: (COM)--Change VTT/1.05V solution (101011) 8 1A
PAGE 37: (COM)--PC59 stuff (101014) 9 1A
PAGE 38: (COM)--Change PQ18 and PQ19 Value (101014) 10 1A
PAGE 40: (COM)--Change PR184 Value ; PC151 stuff (101014) 11 1A
PAGE 42: (COM)--PC113 no stuff (101014) 12 1A
PAGE 35 , 37 , 38 , 40: (COM)--PR14 , PC19 , PR48 , PC61 , PR70 , PC80 , PR159 , PC157 , PR177 , PC171 , PR200 , PC195 stuff (101020) 13 1A
PAGE 36: (COM)--PU2 , PL4 , PL5 change Value (101020) 14 1A
15 1A
16 1A
17 1A
18 1A
19 1A
20 1A
21 1A
22 1A
23 1A
24 1A
C
25 1A C

26 1A
27 1A
28 1A
29 1A
30 1A

B B

A A

PROJECT MODEL : TE5 APPROVED BY: Andy Wang DATE: 2010/10/01 Quanta Computer Inc.
DOC NO. 204 PROJECT : TE5
PART NUMBER: DRAWING BY: Andy Wang REVISON: 1A Size Document Number Rev
1A
Change list
Date: Wednesday, January 05, 2011 Sheet 31 of 35
5 4 3 2 1

You might also like