Professional Documents
Culture Documents
Systems Seminar
Literature:
David Chinney and Kurt Keutzer:
“Closing the Gap Between ASIC & Custom”
Kluwer 2002, 407 p., ISBN 1402071132
– Tools and Techniques for High-Performance ASIC Design
Topics
– Improving performance through microarchitecture
– Timing-driven floorplanning
– Controlling and exploiting clock skew
– High performance latch-based design in an ASIC methodology
– Automatically identifying and synthesizing complex logic gates
– Automatic cell sizing to increase performance and reduce power
– Controlling process variation
Requirements:
– Presentation of the course book topic
– Active participation (>60%)
– Exam
Contributing Factors
2. Improving Performance through Microarchitecture (24 p.)
3. Reducing the Timing Overhead (44 p.)
4. High Speed Logic, Circuits, Libraries and Layout (44 p.)
5. Finding Peak Performance in a Process (24 p.)
Design Techniques
6. Physical Prototyping Plans for High Performance (19 p.)
7. Automatic Replacement of Flip-Flops by Latches in ASICs (22 p.)
8. Useful-Skew Clock Synthesis Boosts ASIC Performance (16 p.)
9. Faster and Lower Power Cell-Based Designs with Transistor-Level Cell Sizing
(16 p.)
10. Design Optimization with Automated Flex-Cell Creation (28 p.)
11. Exploiting Structure and Managing Wires to Increase Density and Performance
(20 p.)
12. Semi-Custom Methods in a High-Performance Microprocessor Design (16 p.)
13. Controlling Uncertainty in High Frequency Designs (18 p.)
14. Increasing Circuit Performnace through Statistical Design Techniques (22 p.)
Design Examples
15. Achieving 550MHz in a Standard Cell ASIC Methodolgy (16 p.)
16. The iCORE 520MHz Synthesizable CPU Core (22 p.)
17. Creating Synthesizable ARM Processor with Near Custom
Performance (25 p.)
•Process technologies
vary in a number of
ways: the channel
legth, interconnect
density and material,
etc.
Microarchitecture
Timing overhead: clock tree design and registers
Logic style
Logic design
Cell design and wire sizing
Layout: Floorplanning and placement to manage wires
Process variation and improvement